InTeRail: A test architecture for core-based SOCs

被引：2
|
作者：
Kagaris, D [1 ]
Tragoudas, S [1 ]
Kuriakose, S [1 ]
机构：
[1] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 2006年 / 55卷 / 02期
关键词：
system-on-chip test; cores; test access mechanism; design for testability;
D O I：
10.1109/TC.2006.27
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A flexible test architecture for embedded cores and all interconnects in a System-on Chip (SOC) is presented. It targets core testing parallelism and reduced test application time by using, as much as possible, existing core interconnects to form TAM paths. It also provides for dynamic wrapper reconfiguration. Algorithms that minimize the use of extra interconnects for the TAM path formation are presented and evaluated.
引用
收藏
页码：137 / 149
页数：13
相关论文
共 50 条
  • [41] Resource allocation and test scheduling for concurrent test of core-based SOC design
    Huang, Y
    Cheng, WT
    Tsai, CC
    Mukherjee, N
    Samman, O
    Zaidan, Y
    Reddy, SM
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 265 - 270
  • [42] Using partial isolation rings to test core-based designs
    Univ of Texas, United States
    IEEE Des Test Comput, 4 (52-59):
  • [43] Test Time Minimization for Hybrid BIST of Core-Based Systems
    Gert Jervan
    Petru Eles
    Zebo Peng
    Raimund Ubar
    Maksim Jenihhin
    Journal of Computer Science and Technology, 2006, 21 : 907 - 912
  • [44] Computer-aided test flow in core-based design
    Zivkovic, VA
    Tangelder, RJWT
    Kerkhoff, HG
    MICROELECTRONICS JOURNAL, 2000, 31 (11-12): : 999 - 1008
  • [45] Core-based SoC test scheduling using evolutionary algorithm
    Xia, Y
    Chrzanowska-Jeske, M
    Wang, B
    CEC: 2003 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-4, PROCEEDINGS, 2003, : 1716 - 1723
  • [46] Addressing useless test data in core-based system-on-a-chip test
    Gonciari, PT
    Al-Hashimi, B
    Nicolici, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1568 - 1580
  • [47] Searching for global test costs optimization in core-based systems
    Cota, É
    Carro, L
    Lubaszewski, M
    Orailoglu, A
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (04): : 357 - 373
  • [48] Test planning and design space exploration in a core-based environment
    Cota, É
    Carro, L
    Orailoglu, A
    Lubaszewski, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 478 - 485
  • [49] Test time minimization for hybrid BIST of core-based systems
    Jervan, G
    Eles, P
    Peng, Z
    Ubar, R
    Jenihhin, M
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 318 - 323
  • [50] Using partial isolation rings to test core-based designs
    Touba, NA
    Pouya, B
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (04): : 52 - 59
12345