InTeRail: A test architecture for core-based SOCs

被引：2

作者：

Kagaris, D ^{[1
]}

Tragoudas, S ^{[1
]}

Kuriakose, S ^{[1
]}

机构：

[1] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA

来源：

IEEE TRANSACTIONS ON COMPUTERS | 2006年 / 55卷 / 02期

关键词：

system-on-chip test; cores; test access mechanism; design for testability;

D O I：

10.1109/TC.2006.27

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A flexible test architecture for embedded cores and all interconnects in a System-on Chip (SOC) is presented. It targets core testing parallelism and reduced test application time by using, as much as possible, existing core interconnects to form TAM paths. It also provides for dynamic wrapper reconfiguration. Algorithms that minimize the use of extra interconnects for the TAM path formation are presented and evaluated.

引用

页码：137 / 149

页数：13

共 50 条

[21] An improved test control architecture and test control expansion for core-based system chips
Waayers, T
INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 1145 - 1154
[22] A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips
Sandeep Kumar Goel
Erik Jan Marinissen
Journal of Electronic Testing, 2003, 19 : 425 - 435
[23] Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs
Sehgal, A
Chakrabarty, K
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 88 - 93
[24] Wafer-level modular testing of core-based SoCs
Bahukudumbi, Sudarshan
Chakrabarty, Krishnendu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) : 1144 - 1154
[25] A novel test time reduction algorithm for test architecture design for core-based system chips
Goel, SK
Marinissen, EJ
ETW'02: 7TH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2002, : 7 - 12
[26] Core-based scan architecture for silicon debug
Vermeulen, B
Waayers, T
Goel, SK
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 638 - 647
[27] Design of dynamically assignmentable TAM width for testing core-based SOCs
Rau, Jiann-Chyi
Chen, Chien-Shiun
Wu, Po-Han
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1399 - +
[28] Simulating faults of combinational IP core-based SOCs in a PLI environment
Riahi, PA
Navabi, Z
Lombardi, F
DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 389 - 397
[29] Efficient test solutions for core-based designs
Larsson, E
Arvidsson, K
Fujiwara, H
Peng, Z
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 758 - 775
[30] CTL the language for describing core-based test
Kapur, R
Lousberg, M
Taylor, T
Keller, B
Reuter, P
Kay, D
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 131 - 139

← 1 2 3 4 5 →