共 50 条
- [41] Resist process window characterization for the 45-nm node using an interferometric immersion microstepper ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U368 - U378
- [43] An analysis of the effect of wire resistance on circuit level performance at the 45-nm technology node PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 191 - 193
- [44] Mask specifications for 45-nm node: The impact of immersion lithography and polarized light imaging PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
- [45] Robust 45-nm node Cu/ULK interconnects using effective porogen control PROCEEDINGS OF THE IEEE 2006 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2006, : 207 - 209
- [46] Reduction of Vth variation by work function optimization for 45-nm node SRAM cell 2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 123 - 124
- [47] Patterned Defect & CD Metrology by TSOM Beyond the 22 nm Node METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVI, PTS 1 AND 2, 2012, 8324
- [49] The magnitude of potential exposure-tool-induced critical dimension and overlay errors in double dipole lithography for the 65-nm and 45-nm technology nodes Chiou, T.-B. (tsann-bim.chiou@asml.com), 1600, Japan Society of Applied Physics (43):
- [50] The magnitude of potential exposure-tool-induced critical dimension and overlay errors in double dipole lithography for the 65-nm and 45-nm technology nodes JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (6B): : 3672 - 3679