Hardware implementation of PQF based on VLSI design

被引：0

作者：

Guan, H ^{[1
]}

Dong, ZW ^{[1
]}

机构：

[1] Tsing Hua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

来源：

5TH INTERNATIONAL SYMPOSIUM ON BROADCASTING TECHNOLOGY, PROCEEDINGS (ISBT'97, BEIJING) | 1997年

关键词：

Polyphase Quadrature Filter Bank (PQF); pipeline multiplexing;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

Polyphase Quadrature Filter Bank(PQF) is the important part of MUSICAM(Masking Pattern Universal Subband Integrated Coding and Multiplexing). In this paper, PQF standard algorithm is analyzed in order to obtain the optimum VLSI implementation. Based on the developed new hardware algorithm, a feasible VLSI architecture of PQF is designed and implemented by hardware system using EPLD and specific multiplier-accumulator(MAC).

引用

页码：337 / 343

页数：7

共 50 条

[31] DESIGN AND IMPLEMENTATION OF COGNITIVE RADIO HARDWARE PLATFORM BASED ON USRP
Huang, Zhe
Wang, Weidong
Zhang, Yinghai
PROCEEDINGS OF 2011 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND APPLICATION, ICCTA2011, 2011, : 160 - 164
[32] A VLSI GEOMETRICAL DESIGN RULE VERIFICATION ACCELERATED BY CAM-BASED HARDWARE ENGINE
TAKIZAWA, T
KUBOTA, K
SATO, M
OHTSUKI, T
IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (10): : 3072 - 3077
[33] VLSI hardware for example-based learning
Lipman, A
Yang, WW
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (03) : 320 - 328
[34] VLSI Design and Hardware Implementation of High-Speed Energy-Efficient Logarithmic-MAP Decoder
Shresthal, Rahul
Paily, Roy P.
JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 406 - 412
[35] A conic section function network synapse and neuron implementation in VLSI hardware
Yildirim, T
Marsland, JS
ICNN - 1996 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS. 1-4, 1996, : 974 - 979
[36] Hardware implementation of post-retinal processing using analog VLSI
Satakopan, S
James, S
Akers, LA
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B203 - B206
[37] ARCHITECTURES FOR MULTIPLIERLESS FAST FOURIER-TRANSFORM HARDWARE IMPLEMENTATION IN VLSI
PERERA, WA
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1987, 35 (12): : 1750 - 1760
[38] VLSI implementation of O(n*n) sorting algorithms and their hardware comparison
Kotiyal, S
Thapliyal, H
Srinivas, MB
Arabnia, HR
CSC '05: Proceedings of the 2005 International Conference on Scientific Computing, 2005, : 74 - 77
[39] VLSI Design and Implementation of ARS for Periods Estimation
Sasaki, Takahiro
Kamiya, Yukihiro
IEICE TRANSACTIONS ON ELECTRONICS, 2025, E108C (01) : 24 - 33
[40] Design and implementation of VLSI fuzzy adaptive filters
Espinosa, G
Díaz-Méndez, A
Pérez-Meana, H
Alejos-Palomares, R
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 570 - 573

← 1 2 3 4 5 →