ARCHITECTURES FOR MULTIPLIERLESS FAST FOURIER-TRANSFORM HARDWARE IMPLEMENTATION IN VLSI

被引：12

作者：

PERERA, WA ^{[1
]}

机构：

[1] UNIV CAMBRIDGE,DEPT ENGN,CAMBRIDGE,ENGLAND

来源：

IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING | 1987年 / 35卷 / 12期

关键词：

D O I：

10.1109/TASSP.1987.1165093

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

引用

页码：1750 / 1760

页数：11

共 50 条

[1] VERY FAST FOURIER-TRANSFORM ALGORITHMS HARDWARE FOR IMPLEMENTATION
DESPAIN, AM
IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (05) : 333 - 341
[2] FAST HARDWARE IMPLEMENTATION OF THE WINOGRAD FOURIER-TRANSFORM ALGORITHM
MACLEOD, MD
BRAGG, NL
ELECTRONICS LETTERS, 1983, 19 (10) : 363 - 365
[3] VLSI ARCHITECTURES FOR MULTIDIMENSIONAL FOURIER-TRANSFORM PROCESSING
GERTNER, I
SHAMASH, M
IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (11) : 1265 - 1274
[4] VERY FAST FOURIER-TRANSFORM ALGORITHMS HARDWARE FOR IMPLEMENTATION - COMMENTS
PRAKASH, S
RAO, VV
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (06) : 452 - 452
[5] PARALLELISM IN FAST FOURIER-TRANSFORM HARDWARE
GOLD, B
BIALLY, T
IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1973, AU21 (01): : 5 - 16
[6] MODULAR VLSI ARCHITECTURES FOR COMPUTING THE ARITHMETIC FOURIER-TRANSFORM
PARK, H
PRASANNA, VK
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (06) : 2236 - 2246
[7] EFFICIENT VLSI ARCHITECTURES FOR THE ARITHMETIC FOURIER-TRANSFORM (AFT)
KELLEY, BT
MADISETTI, VK
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (01) : 365 - 384
[8] A VERSATILE VLSI FAST FOURIER-TRANSFORM PROCESSOR
TING, KC
WU, CL
AFIPS CONFERENCE PROCEEDINGS, 1984, 53 : 151 - &
[9] A VLSI array processing oriented fast Fourier transform algorithm and hardware implementation
Liu, ZY
Song, Y
Ikenaga, T
Goto, S
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12): : 3523 - 3530
[10] ENHANCING TESTABILITY OF VLSI ARRAYS FOR FAST FOURIER-TRANSFORM
LU, SK
WU, CW
KUO, SY
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (03): : 161 - 166

← 1 2 3 4 5 →