On testing of Josephson logic circuits consisting of RSFQ dual-rail gates

被引：0

作者：

Yamada, T ^{[1
]}

Hanashima, T ^{[1
]}

Suemori, Y ^{[1
]}

Maezawa, M ^{[1
]}

机构：

[1] Meiji Univ, Dept Comp Sci, Tama Ku, Kawasaki, Kanagawa 2148571, Japan

来源：

SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We have specified typical fabrication defects of the rapid single-flux-quantum (RSFQ) based logic gates, and then investigated the behavior of defective gates by SPICE simulation to estimate the defect coverage of logic testing. The simulation results shaw that the logic testing based on the stuck-cat fault model can achieve at moat 65% defect coverage for pulse-driven dual-rail RSFQ logic circuits and the defect coverage mag increase up to 80% by properly adding two-pattern teats to the stuck-at fault tests.

引用

页码：222 / 227

页数：6

共 50 条

[41] Literal Decomposition for LUT-Oriented Asynchronous Dual-Rail Logic Synthesis
Lemberski, Igor
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (07)
[42] Dual-Rail/Single-Rail Hybrid Logic Design for High-Performance Asynchronous Circuit
Xia, Zhengfan
Ishihara, Shota
Hariyama, Masanori
Kameyama, Michitaka
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
[43] An analysis of leakage factors for dual-rail pre-charge logic style
Suzuki, Daisuke
Saeki, Minoru
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (01) : 184 - 192
[44] Delay Measurement of Dual-Rail Asynchronous Circuits for Small-Delay Defect Detection
Zhang, Wenpo
Namba, Kazuteru
Ito, Hideo
2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
[45] Delay faults in dual-rail, self-reset wave-pipelined circuits
Al-Mousa, Amjed
Mourad, Samiha
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1086 - 1089
[46] RZ/NRZ dual-rail decoding scheme to reduce switching activities in asynchronous circuits
Lee, WC
Lee, JH
Cho, KR
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 266 - 269
[47] Highly reliable Multiple-Valued Circuit Based on Dual-Rail Differential Logic
Mochizuki, Akira
Hanyu, Takahiro
ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 32 - 37
[48] 2PCDAL: Two-Phase Clocking Dual-Rail Adiabatic Logic
Takahashi, Yasuhiro
Luo, Zhongyu
Sekine, Toshikazu
Nayan, Nazrul Anuar
Yokoyama, Michio
2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 124 - 127
[49] HDRL: Homogeneous Dual-Rail Logic for DPA Attack Resistive Secure Circuit Design
Tanimura, Kazuyuki
Dutt, Nikil D.
IEEE EMBEDDED SYSTEMS LETTERS, 2012, 4 (03) : 57 - 60
[50] SOLID-STATE INTEGRATED OPTICAL PARALLEL DUAL-RAIL LOGIC GATE MODULE
ZHANG, ZB
LIU, LR
OPTICS COMMUNICATIONS, 1992, 91 (3-4) : 185 - 188

← 1 2 3 4 5 →