On testing of Josephson logic circuits consisting of RSFQ dual-rail gates

被引：0

作者：

Yamada, T ^{[1
]}

Hanashima, T ^{[1
]}

Suemori, Y ^{[1
]}

Maezawa, M ^{[1
]}

机构：

[1] Meiji Univ, Dept Comp Sci, Tama Ku, Kawasaki, Kanagawa 2148571, Japan

来源：

SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS | 1998年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We have specified typical fabrication defects of the rapid single-flux-quantum (RSFQ) based logic gates, and then investigated the behavior of defective gates by SPICE simulation to estimate the defect coverage of logic testing. The simulation results shaw that the logic testing based on the stuck-cat fault model can achieve at moat 65% defect coverage for pulse-driven dual-rail RSFQ logic circuits and the defect coverage mag increase up to 80% by properly adding two-pattern teats to the stuck-at fault tests.

引用

页码：222 / 227

页数：6

共 50 条

[21] Clocked Gate Reduction With Clockless Gates in Technology Mapping for RSFQ Logic Circuits
Kito, Nobutaka
Takagi, Kazuyoshi
Takagi, Naofumi
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2025, 35 (05)
[22] Adiabatic pseudo-domino logic with dual-rail inputs
Wong, HH
Lau, KT
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 340 - 343
[23] Masking and dual-rail logic don't add up
Schaumont, Patrick
Tiri, Kris
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2007, PROCEEDINGS, 2007, 4727 : 95 - +
[24] Dual-rail transition logic: A logic style for counteracting power analysis attacks
Moradi, Amir
Shalmani, Mohammad Taghi Manzuri
Salmasizadeh, Mahmoud
COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (02) : 359 - 369
[25] Dual-rail adiabatic pseudo domino logic with high throughput
Lau, KT
Widjaja, BW
MICROELECTRONICS INTERNATIONAL, 2004, 21 (01) : 15 - 18
[26] Dual-rail asynchronous logic multi-level implementation
Lemberski, Igor
Fiser, Petr
INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 148 - 159
[27] Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits
Chen, Tsai-Chieh
Pai, Chia-Cheng
Hsieh, Yi-Zhan
Tseng, Hsiao-Yin
Chien-Mo, James
Liu, Tsung-Te
Chiu, I-Wei
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (04): : 453 - 471
[28] Exploiting Dual-Rail Register Invariants for Equivalence Verification of NCL Circuits
Le, Son N.
Srinivasan, Sudarshan K.
Smith, Scott C.
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 21 - 24
[29] A Transient Noise Analysis of Secured Dual-rail based Logic Style
Nawaz, Kashif
Levi, Itamar
Standaert, Francois-Xavier
Flandre, Denis
2018 NEW GENERATION OF CAS (NGCAS), 2018, : 146 - 149
[30] Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits
Tsai-Chieh Chen
Chia-Cheng Pai
Yi-Zhan Hsieh
Hsiao-Yin Tseng
James Chien-Mo
Tsung-Te Liu
I-Wei Chiu
Journal of Electronic Testing, 2021, 37 : 453 - 471

← 1 2 3 4 5 →