A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus

被引：0
|
作者：
Cheng, Kuang-Chin [1 ]
Jou, Jing-Yang [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
来源：
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM | 2008年
关键词：
D O I：
10.1109/VDAT.2008.4542440
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a bus encoding approach including related code generation algorithm for global data busses is developed to produce area-efficient crosstalk-avoidance (CA) codes with considering low-power requirements. Proposed codes are codes with memory using overlapping boundary strategy. The probabilistic distribution of input data could be included to reduce the power consumption. The performance improvement of CA codes is nearly 2x for heavily coupled busses based on theoretical analysis. As compared to uncoded datawords, proposed codes show 12% to 38% energy-reduction on bus for an equi-probable 32-bit bus design.
引用
收藏
页码：172 / 175
页数：4
相关论文
共 50 条
  • [21] PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels
    Garcia-Ortiz, Alberto
    Indrusiak, Leandro S.
    Murgan, Tudor
    Glesner, Manfred
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 219 - +
  • [22] Low-power bus encoding with crosstalk delay elimination
    Lyuh, CG
    Kim, T
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 93 - 100
  • [23] Optimizing code allocation for hybrid on-chip memory in IoT systems
    Sun, Zhe
    Zhou, Zimeng
    Fu, Fang-Wei
    INTEGRATION-THE VLSI JOURNAL, 2024, 97
  • [24] An efficient and low power one-lambda crosstalk avoidance code design for network on chips
    Shirmohammadi, Zahra
    Mahdavi, Zeinab
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 63 : 36 - 45
  • [25] Low-power technique for on-chip memory using biased partitioning and access concentration
    Kawabe, N
    Usami, K
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 275 - 278
  • [26] Towards Low-Power On-chip Auditory Processing
    Sourabh Ravindran
    Paul Smith
    David Graham
    Varinthira Duangudom
    David V. Anderson
    Paul Hasler
    EURASIP Journal on Advances in Signal Processing, 2005
  • [27] Towards low-power on-chip auditory processing
    Ravindran, S
    Smith, P
    Graham, D
    Duangudom, V
    Anderson, DV
    Hasler, P
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1082 - 1092
  • [28] On-Chip Fast Signal Generation and Low-Power SAR ADC for SiPM Readout
    Tang, Yuxuan
    Deng, Hao
    Fan, Qingjun
    Feng, Yulang
    Liu, Yaqiang
    Renshaw, Andrew
    Zhang, Runxi
    Sun, Xishan
    Chen, Jinghong
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2023, 70 (03) : 245 - 253
  • [29] An evolutionary approach to automatic generation of VHDL code for low-power digital filters
    Erba, M
    Rossi, R
    Liberali, V
    Tettamanzi, GB
    GENETIC PROGRAMMING, PROCEEDINGS, 2001, 2038 : 36 - 50
  • [30] Complementary Polarizer SOT-MRAM for Low-Power and Robust On-Chip Memory Applications
    Kim, Hyerim
    Kwon, Kon-Woo
    Seo, Yeongkyo
    ELECTRONICS, 2024, 13 (17)
12345