A technique to improve the drive current of high-voltage I/O transistors in digital CMOS technologies

被引:5
|
作者
Xu, HF [1 ]
O, KK [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
composite transistor; high drive current; high-voltage transistor; level shifter; MOSFET;
D O I
10.1109/LED.2005.855415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
By combining a 0.12-mu m-long 1.2-V thin-oxide transistor with a 0.22-mu m-long 3.3-V thick-oxide transistor in a 0.13-mu m CMOS process, a composite MOS transistor structure with a drawn gate length of 0.34 mu m is realized. Measurements show that at V-GS = 1.2 V and V-DS = 3.3 V, the composite transistor has more than two times the drain current of the minimum channel length (0.34 pm) 3.3-V thick-oxide transistor, while having the same breakdown voltage (V-BK) as the thick-oxide transistor. Exploiting these, it should be possible to implement 3.3-V I/O transistors with better combination of drive current, threshold voltage (V-T) and breakdown voltage in conventional CMOS technologies without adding any process modifications.
引用
收藏
页码:752 / 754
页数:3
相关论文
共 50 条
  • [41] Novel mixed-voltage I/O buffer with thin-oxide CMOS transistors
    Yu Bo
    Wang Yuan
    Jia Song
    Zhang Ganggang
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (07)
  • [42] A new high-voltage tolerant I/O for improving ESD robustness
    Jang, J. T.
    Kim, Y. C.
    Bong, W. H.
    Kwon, E. K.
    Kwon, B. J.
    Jeon, J. S.
    Kim, H. G.
    Son, I. H.
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1634 - 1637
  • [43] Improvement on ESD Robustness of Lateral DMOS in High-Voltage CMOS ICs by Body Current Injection
    Chen, Wen-Yi
    Ker, Ming-Dou
    Jou, Yeh-Ning
    Huang, Yeh-Jen
    Lin, Geeng-Lih
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 385 - +
  • [44] A Fully Integrated Floating Gate Driver with Adaptive Gate Drive Technique for High-Voltage Applications
    Zhou, Zekun
    Rong, Junyuan
    Cao, Jianwen
    Li, Dengwei
    Zhang, Bo
    Shi, Yue
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 109 - 112
  • [45] A Novel Mixed-Voltage I/O Buffer With Low-Voltage Thin-Oxide CMOS Transistors
    Guo, Haibing
    Wang, Yuan
    Jia, Song
    Zhang, Ganggang
    Zhang, Xing
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [46] Low-voltage high-drive CMOS current feedback op-amp
    Mita, R
    Palumbo, G
    Pennisi, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (06) : 317 - 321
  • [47] A High-Voltage Driver Based on Stacked Low-Voltage Transistors with Minimized On-Resistance for a Buck Converter in 65 nm CMOS
    Pashminch, Sara
    Killat, Dirk
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
  • [48] DIGITAL-SIMULATION OF TRANSIENT PHENOMENA IN HIGH-VOLTAGE DIRECT-CURRENT TRANSMISSIONS
    KRUGER, KH
    THUMM, GH
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1986, 15 (04): : 195 - 198
  • [49] High-voltage-tolerant I/O buffers with low-voltage CMOS process
    Singh, GP
    Salem, RB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (11) : 1512 - 1525
  • [50] A DC current stress method to improve the voltage coefficient of resistance of the polysilicon resistor in high voltage CMOS technology
    Chen, CH
    Fang, YK
    Kuo, MH
    Hsu, YL
    Hsu, SL
    SOLID-STATE ELECTRONICS, 2000, 44 (10) : 1743 - 1746