A technique to improve the drive current of high-voltage I/O transistors in digital CMOS technologies

被引:5
|
作者
Xu, HF [1 ]
O, KK [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
composite transistor; high drive current; high-voltage transistor; level shifter; MOSFET;
D O I
10.1109/LED.2005.855415
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
By combining a 0.12-mu m-long 1.2-V thin-oxide transistor with a 0.22-mu m-long 3.3-V thick-oxide transistor in a 0.13-mu m CMOS process, a composite MOS transistor structure with a drawn gate length of 0.34 mu m is realized. Measurements show that at V-GS = 1.2 V and V-DS = 3.3 V, the composite transistor has more than two times the drain current of the minimum channel length (0.34 pm) 3.3-V thick-oxide transistor, while having the same breakdown voltage (V-BK) as the thick-oxide transistor. Exploiting these, it should be possible to implement 3.3-V I/O transistors with better combination of drive current, threshold voltage (V-T) and breakdown voltage in conventional CMOS technologies without adding any process modifications.
引用
收藏
页码:752 / 754
页数:3
相关论文
共 50 条
  • [31] A High-Voltage, High-Current CMOS Pulse Generator ASIC for Deep Brain Stimulation
    Laotaveerungrueng, Noppasit
    Lahiji, Rosa R.
    Garverick, Steven L.
    Mehregany, Mehran
    2010 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2010, : 1519 - 1522
  • [32] Digitally Assisted High-Voltage High-Current CMOS Active Rectifier for Implantable Devices
    Nandyala, Vivek Reddy
    Das, Vighnesh Rudra
    Karsilayan, Aydin, I
    Genzer, David
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 352 - 355
  • [33] High-voltage Hall-effect sensor interface in a standard digital CMOS process
    Beck, Riley
    Riggs, Michael
    Comer, David
    Comer, Donald
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 584 - +
  • [34] Current Collapse in GaN Heterojunction Field Effect Transistors for High-voltage Switching Applications
    Joh, Jungwoo
    Tipirneni, Naveen
    Pendharkar, Sameer
    Krishnan, Srikanth
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [35] Technique for reducing on-resistance of high-voltage drivers based on stacked standard CMOS
    Pashmineh, Sara
    Xu, Hongcheng
    Killat, Dirk
    2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 185 - 188
  • [36] High-voltage LDMOS transistors fully compatible with a deep-submicron 0.35 μm CMOS process
    Santos, P. M.
    Costa, Vitor
    Gomes, M. C.
    Borges, Beatriz
    Lanca, Mario
    MICROELECTRONICS JOURNAL, 2007, 38 (01) : 35 - 40
  • [37] RC-Embedded LDMOS-SCR With High Holding Current for High-Voltage I/O ESD Protection
    Liang, Hailian
    Gu, Xiaofeng
    Dong, Shurong
    Liou, Juin J.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (04) : 495 - 499
  • [38] Nanomembrane β-Ga2O3 High-Voltage Field Effect Transistors
    Hwang, Wan Sik
    Verma, Amit
    Protasenko, Vladimir
    Rouvimov, Sergei
    Xing, Huili
    Seabaugh, Alan
    Haensch, Wilfried
    Van de Walle, Chris G.
    Galazka, Zbigniew
    Albrecht, Martin
    Forrnari, Roberto
    Jena, Debdeep
    2013 71ST ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2013, : 207 - +
  • [39] HIGH-CURRENT HIGH-VOLTAGE NANOSECOND KEYS USING HIGH-POWER MOS-TRANSISTORS
    BACHURIN, VV
    DYAKONOV, VP
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1979, 22 (05) : 1330 - 1333
  • [40] Novel mixed-voltage I/O buffer with thin-oxide CMOS transistors
    俞波
    王源
    贾嵩
    张钢刚
    半导体学报, 2009, (07) : 81 - 83