3D packaging of a microsystem with special thermal constraints

被引:0
|
作者
Morrissey, A [1 ]
Alderman, J [1 ]
Kelly, G [1 ]
Kohári, Z [1 ]
Páhi, A [1 ]
Rencz, M [1 ]
机构
[1] Natl Univ Ireland Univ Coll Cork, Natl Microelect Res Ctr, Cork, Ireland
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
After presenting the challenges and solutions of the 3D packaging of a medical implant MEMS device the paper presents thermal simulations on the structure. Using this simulation problem as a case study various features of the SUNRED and SYSTUS 3D simulators are compared in the paper.
引用
收藏
页码:171 / 174
页数:4
相关论文
共 50 条
  • [31] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 26 - 31
  • [32] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    Tilenschi, M
    MICRO MATERIALS, PROCEEDINGS, 2000, : 240 - 243
  • [33] 3D Packaging for Heterogeneous Integration
    Agarwal, Rahul
    Cheng, Patrick
    Shah, Priyal
    Wilkerson, Brett
    Swaminathan, Raja
    Wuu, John
    Mandalapu, Chandrasekhar
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1103 - 1107
  • [34] Integrated circuit packaging review with an emphasis on 3D packaging
    Lancaster, Austin
    Keswani, Manish
    INTEGRATION-THE VLSI JOURNAL, 2018, 60 : 204 - 212
  • [35] Thermal Analysis of 3D Packaging with a Simplified Thermal Resistance Network Model and Finite Element Simulation
    Chen, Zhaohui
    Luo, Xiaobing
    Liu, Sheng
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 737 - 741
  • [36] Thermal Modeling of On-Chip Interconnects and 3D Packaging Using EM Tools
    Jiang, Lijun
    Kolluri, Seshadri
    Rubin, Barry J.
    Smith, Howard
    Colgan, Evan G.
    Scheuermann, Michael R.
    Wakil, Jamil A.
    Deutsch, Alina
    Gill, Jason
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 261 - +
  • [37] A Study of 3D Packaging Interconnection Performance Affected by Thermal Diffusivity and Pressure Transmission
    Jung, Jin-San
    Lee, Hyeong Gi
    Kim, Ji-Min
    Park, Yong-Jin
    Yu, Ji-In
    Park, Yong Sung
    Lim, Jun Su
    Choi, Hyun-Seok
    Cho, Sung-Il
    Kim, Dong Wook
    An, Sang-Ho
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 204 - 209
  • [38] Assessing thermal resistance in fusion bond layers of 3D heterogeneous electronics packaging
    Zandavi, S. Hadi
    Schmidt, Aaron
    Brun, Xavier
    JOURNAL OF APPLIED PHYSICS, 2024, 136 (15)
  • [39] Reference Thermal Chips for 2D and 3D Co-packaging Process Development
    Gupta, Parnika
    Bernson, Robert
    Nudds, Noreen
    Collins, Sean
    Gradkowski, Kamil
    Morrissey, Padraic E.
    O'Brien, Peter
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 2160 - 2165
  • [40] Effects of dimension parameters and defect on TSV thermal behavior for 3D IC packaging
    Pan, Yuanxing
    Li, Fei
    He, Hu
    Li, Junhui
    Zhu, Wenhui
    MICROELECTRONICS RELIABILITY, 2017, 70 : 97 - 102