Plasma Implantation Technology for Upcoming Ultra Shallow and Highly Doped Fully Depleted Silicon On Insulator Transistors

被引:0
|
作者
Gonzatti, Frederic [1 ]
Milesi, Frederic [1 ]
Delaye, Vincent [1 ]
Duchaine, Julian [2 ]
Torregrosa, Frank [2 ]
Etienne, Hasnaa [2 ]
Yckache, Karim [1 ]
机构
[1] CEA LETI MINATEC, 17 Rue Martyrs, F-38054 Grenoble 9, France
[2] ZI Peynier Rousset, Iron Beam Serv, F-13790 Peynier, France
来源
ION IMPLANTATION TECHNOLOGY 2010 | 2010年 / 1321卷
关键词
implantation; plasma; silicon; epitaxy; BORON; SI;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To face the continuous dimensions downscaling for upcoming semiconductor devices, we have investigated a plasma immersion ion implantation way and have compared the results to a conventional one. This new implantation method allows, in particular, high and thin doping concentration to field source and drain requirements for 32 nm node and below. In addition to this key step, a silicon selective epitaxy growth has been performed. Thus, n-type and p-type ion implantations have been carried out on thin blanket SOI substrates in Pulsion (R) plasma ion implantation tool manufactured by Ion Beam Services, with AsH3, BF3 or B2H6 precursors. Then a recrystallization annealing followed by silicon selective epitaxial growth has been performed in a reduced pressure chemical vapor deposition tool. Regarding n-type implantation we observed a poly-silicon growth in areas where the top silicon has been amorphous down to the buried oxide and a mono-silicon growth for areas where the top silicon has not been completely amorphous. Indeed, in this case recrystallization annealing was not sufficient to allow lengthwise solid phase epitaxy growth whereas there were no difficulties for axial one. Regarding p-type implantations no epitaxial growths have been observed at all. This lack of growth cannot be explained by a complete silicon amorphization which would have led to a growth of poly-silicon like for n-type implantation. According to our first results this growth vacancy could be explained by the very high boron atoms concentration on the substrate surface. The latter being resistant to HF-last cleaning could thus block silicon nucleation. However some rinsing processes, more or less aggressive, have been tested to remove this boron silicon alloy layer. Among these different tests, hydrochloric or plasma etching have provided, in some specific cases, promising results allowing an epitaxial silicon growth.
引用
收藏
页码:27 / +
页数:2
相关论文
共 50 条
  • [41] Advanced TEM Characterization for the Development of 28-14nm nodes based on fully-depleted Silicon-on-Insulator Technology
    Servanton, G.
    Clement, L.
    Lepinay, K.
    Lorut, F.
    Pantel, R.
    Pofelski, A.
    Bicais, N.
    18TH MICROSCOPY OF SEMICONDUCTING MATERIALS CONFERENCE (MSM XVIII), 2013, 471
  • [42] A Subthreshold Current Model of Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistors with Vertical Gaussian Profile
    Zhang, Guohe
    Chen, Kebin
    Liang, Feng
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
  • [43] A Subthreshold Swing Model for Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistors with Vertical Gaussian Profile
    Zhang, Guohe
    Chen, Kebin
    Zheng, Xue
    Liang, Feng
    Li, Zunchao
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (01)
  • [44] PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub quarter micron CMOS technology
    Maiti, B
    Tobin, PJ
    Hobbs, C
    Hegde, RI
    Huang, F
    O'Meara, DL
    Jovanovic, D
    Mendicino, M
    Chen, J
    Connelly, D
    Adetutu, O
    Mogab, J
    Candelaria, J
    La, LB
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 781 - 784
  • [45] High density plasma etching of titanium nitride metal gate electrodes for fully depleted silicon-on-insulator subthreshold transistor integration
    Vitale, Steven A.
    Kedzierski, Jakub
    Keast, Craig L.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (06): : 2472 - 2479
  • [46] Unified analytical threshold voltage model for non-uniformly doped dual metal gate fully depleted silicon-on-insulator MOSFETs
    Rao, Rathnamala
    Katti, Guruprasad
    Havaldar, Dnyanesh S.
    DasGupta, Nandita
    DasGupta, Amitava
    SOLID-STATE ELECTRONICS, 2009, 53 (03) : 256 - 265
  • [47] Origin of the front-back-gate coupling in partially depleted and fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect transistors with accumulated back gate
    Lukyanchikova, N
    Garbar, N
    Smolanka, A
    Lokshin, M
    Simoen, E
    Claeys, C
    JOURNAL OF APPLIED PHYSICS, 2005, 98 (11)
  • [48] Efficient quantum three-dimensional modeling of fully depleted ballistic silicon-on-insulator metal-oxide-semiconductor field-effect-transistors
    Gilbert, MJ
    Ferry, DK
    JOURNAL OF APPLIED PHYSICS, 2004, 95 (12) : 7954 - 7960
  • [49] DETERMINATION OF FLAT-BAND VOLTAGES FOR FULLY DEPLETED SILICON-ON-INSULATOR (SOI) METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS (MOSFETS)
    LYU, JS
    NAM, KS
    LEE, CC
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1992, 31 (9A): : 2678 - 2681
  • [50] Measurement of energetic and lateral distribution of interface state density in fully-depleted silicon on insulator metal-oxide-semiconductor field-effect transistors
    Duyet, TN
    Ishikuro, H
    Shi, Y
    Takamiya, M
    Saraya, T
    Hiramoto, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (4B): : 2496 - 2500