Plasma Implantation Technology for Upcoming Ultra Shallow and Highly Doped Fully Depleted Silicon On Insulator Transistors

被引:0
|
作者
Gonzatti, Frederic [1 ]
Milesi, Frederic [1 ]
Delaye, Vincent [1 ]
Duchaine, Julian [2 ]
Torregrosa, Frank [2 ]
Etienne, Hasnaa [2 ]
Yckache, Karim [1 ]
机构
[1] CEA LETI MINATEC, 17 Rue Martyrs, F-38054 Grenoble 9, France
[2] ZI Peynier Rousset, Iron Beam Serv, F-13790 Peynier, France
来源
ION IMPLANTATION TECHNOLOGY 2010 | 2010年 / 1321卷
关键词
implantation; plasma; silicon; epitaxy; BORON; SI;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To face the continuous dimensions downscaling for upcoming semiconductor devices, we have investigated a plasma immersion ion implantation way and have compared the results to a conventional one. This new implantation method allows, in particular, high and thin doping concentration to field source and drain requirements for 32 nm node and below. In addition to this key step, a silicon selective epitaxy growth has been performed. Thus, n-type and p-type ion implantations have been carried out on thin blanket SOI substrates in Pulsion (R) plasma ion implantation tool manufactured by Ion Beam Services, with AsH3, BF3 or B2H6 precursors. Then a recrystallization annealing followed by silicon selective epitaxial growth has been performed in a reduced pressure chemical vapor deposition tool. Regarding n-type implantation we observed a poly-silicon growth in areas where the top silicon has been amorphous down to the buried oxide and a mono-silicon growth for areas where the top silicon has not been completely amorphous. Indeed, in this case recrystallization annealing was not sufficient to allow lengthwise solid phase epitaxy growth whereas there were no difficulties for axial one. Regarding p-type implantations no epitaxial growths have been observed at all. This lack of growth cannot be explained by a complete silicon amorphization which would have led to a growth of poly-silicon like for n-type implantation. According to our first results this growth vacancy could be explained by the very high boron atoms concentration on the substrate surface. The latter being resistant to HF-last cleaning could thus block silicon nucleation. However some rinsing processes, more or less aggressive, have been tested to remove this boron silicon alloy layer. Among these different tests, hydrochloric or plasma etching have provided, in some specific cases, promising results allowing an epitaxial silicon growth.
引用
收藏
页码:27 / +
页数:2
相关论文
共 50 条
  • [31] Silicon on insulator (SOI) wafer development using plasma source ion implantation (PSII) technology
    Jung, Seung-Jin
    Lee, Sung-Bae
    Han, Seung-Hee
    Lim, Sang-Ho
    JOURNAL OF THE KOREAN INSTITUTE OF METALS AND MATERIALS, 2008, 46 (01): : 39 - 43
  • [32] A Study of Single-Electron Tunneling Functionalities in Highly-Doped Silicon-on-Insulator Junctionless Transistors
    Jupalli, T. Teja
    Prabhudesai, G.
    Hasan, M.
    Debnath, A.
    Kumar, P. Jeevan
    Tabe, M.
    Morarul, D.
    2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 35 - 36
  • [33] Scalability Projection of Underlap Fully Depleted Strained Ultra Thin Body Silicon-on-Insulator MOSFETs Using Quantum Potential Simulations
    Sharma, Rajneesh
    Rana, Ashwani K.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2016, 11 (04) : 472 - 476
  • [34] Performance evaluation of deep sub-micron, fully-depleted silicon-on-insulator (FD-SOI) transistors at low temperatures
    Yuan, J
    Patel, JU
    Vandooren, A
    2000 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 5, 2000, : 415 - 419
  • [35] Evidence of 2D intersubband scattering in thin film fully depleted silicon-on-insulator transistors operating at 4.2K
    Casse, Mikael
    Paz, Brune Cardoso
    Ghibaudo, Gerard
    Poiroux, Thierry
    Vincent, Emmanuel
    Galy, Philippe
    Juge, Andre
    Gaillard, Fred
    de Franceschi, Silvano
    Meunier, Tristan
    Vinet, Maud
    APPLIED PHYSICS LETTERS, 2020, 116 (24)
  • [36] Optimal Channel Ion Implantation for High Memory Margin of Capacitor-Less Memory Cell Fabricated on Fully Depleted Silicon-on-Insulator
    Kim, Seong-Je
    Oh, Jung-Mi
    Shim, Tae-Hun
    Park, Jea-Gun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (03)
  • [37] Folded fully depleted FET using Silicon-On-Nothing technology as a highly W-scaled planar solution
    Bidal, G.
    Loubet, N.
    Fenouillet-Beranger, C.
    Denorme, S.
    Perreau, P.
    Fleury, D.
    Clement, L.
    Laviron, C.
    Leverd, F.
    Gouraud, P.
    Barnola, S.
    Beneyton, R.
    Torres, A.
    Duluard, C.
    Chapon, J. D.
    Orlando, B.
    Salvetat, T.
    Grosjean, M.
    Deloffre, E.
    Pantel, R.
    Dutartre, D.
    Monfray, S.
    Ghibaudo, G.
    Boeuf, F.
    Skotnicki, T.
    SOLID-STATE ELECTRONICS, 2009, 53 (07) : 735 - 740
  • [38] Hard X-ray photoelectron spectroscopy on ultra shallow plasma-doped silicon layers
    Kobata, M.
    Ikenaga, E.
    Kim, J. J.
    Yabashi, M.
    Kobayashi, K.
    Miwa, D.
    Nishino, Y.
    Tamasaku, K.
    Ishikawa, T.
    Jin, C. G.
    Sasaki, Y.
    Okashita, K.
    Tamura, H.
    Ito, H.
    Mizuno, B.
    Okumura, T.
    PHYSICS OF SEMICONDUCTORS, PTS A AND B, 2007, 893 : 1491 - +
  • [39] Mechanism of floating body effect mitigation via cutting off source injection in a fully-depleted silicon-on-insulator technology
    黄鹏程
    陈书明
    陈建军
    Chinese Physics B, 2016, 25 (03) : 287 - 293
  • [40] Mechanism of floating body effect mitigation via cutting off source injection in a fully-depleted silicon-on-insulator technology
    Huang, Pengcheng
    Chen, Shuming
    Chen, Jianjun
    CHINESE PHYSICS B, 2016, 25 (03)