A high performance router based on network processor and ternary-CAM

被引：0

作者：

Wang, ZH ^{[1
]}

Li, ZW ^{[1
]}

Bai, YC ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200030, Peoples R China

来源：

CHINESE JOURNAL OF ELECTRONICS | 2003年 / 12卷 / 03期

关键词：

network processor; ternary content addressable memory; router;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Network processors are designed to forward IP packets at wire-speed, with the advantage (over ASIC-based solutions) of being programmable. TCAM (ternary content-addressable memory) is a perfect hardware realization for fully parallel search. The ternary capability can be used to determine longest prefix matches. This paper addresses how to use IXP (Internet eXchange processor), a kind of network processor, and TCAM to design a high performance router. We also present a table management algorithm to decrease the incremental update time of TCAM and improve its utilization. Then we analyse the performance of our prototype and demonstrate that it can easily sustain wire-speed for eight 100Mbps and two 1000Mbps Ethernet ports.

引用

页码：431 / 435

页数：5

共 50 条

[41] A high performance reliable NoC router
Wang, Lu
Ma, Sheng
Li, Chen
Chen, Wei
Wang, Zhiying
INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 583 - 592
[42] Novel performance analysis approach for network on chip based on analytical router modeling
Lai, Mingche
Wang, Zhiying
Dai, Kui
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (03): : 339 - 345
[43] A STREAMS based high performance IP/X.25 router
Bi, J
Wu, JP
SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 268 - 273
[44] Implementation of IPSec in High Performance router
Gu Xiao-zhuo
Yang Jian-zu
Lan Ju-long
2006 6th International Conference on ITS Telecommunications Proceedings, 2006, : 1057 - 1060
[45] A High Performance Reliable NoC Router
Wang, Lu
Ma, Sheng
Wang, Zhiying
2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 712 - 718
[46] A High Performance Digital Neural Processor Design by Network on Chip Architecture
Yiping Dong
Ce Li
Hui Liu
Takahiro, Watanabe
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 243 - 246
[47] Design and Implementation of High-Performance Space Router Based on FPGA
Zhou, Dong
Shen, Xiaohu
Li, Ke
Feng, Guoping
Wang, Luyuan
2019 IEEE 11TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2019), 2019, : 704 - 708
[48] A high performance IP traffic generation tool based on the Intel IXP2400 Network Processor
Bolla, Raffaele
Bruschi, Roberto
Canini, Marco
Repetto, Matteo
DISTRIBUTED COOPERATIVE LABORATORIES: NETWORKING, INSTRUMENTATION, AND MEASUREMENTS, 2006, : 127 - +
[49] Study on high-speed network intrusion detection based on network processor
Computer Network Key Lab., South China University of Technology, Guangzhou 510640, China
不详
Zhongshan Daxue Xuebao, 2006, SUPPL. (31-34):
[50] Self-Healing Router Approach for High-Performance Network-on-Chip
Khalil, Kasem
Eldash, Omar
Kumar, Ashok
Bayoumi, Magdy
IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2021, 2 : 485 - 496

← 1 2 3 4 5 →