AN UNASSEMBLER DESIGN FOR THE INTEL PROCESSORS

被引:0
|
作者
Dokme, Bulent [1 ]
Topaloglu, Nurettin [1 ]
机构
[1] Gazi Univ, Bilisim Enstitusu, Teknikokullar, TR-06500 Ankara, Turkey
关键词
Assembler; unassembler; compiler; reverse engineering; assembly language;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Software reverse engineering is a discipline of generating the system of abstracts and design information by analyzing the effects, functions, behaviors and documents of the software codes on hardware components. Assembler, unassembler, virtual simulators and debuggers can be listed as software reverse engineering tools. In this study, an unassembler application is developed for translating various-length machine codes, which belong to Intel microprocessor instruction set, into the symbolic form of the machine language. This application is designed both for 32-bit Intel microprocessor architectures while it can also be used for compilers. It is an open source software with the capabilities of translating table-based in-line codes and offering a certain hierarchy for the procedure. In addition, updating the software is also possible for future considerations. With its nature of working both as an assembler and an unassembler, this software brings a different perspective and depth to the existing table-based unassembler applications which are only used for certification and description.
引用
收藏
页码:19 / 28
页数:10
相关论文
共 50 条
  • [41] Runtime Power Limiting of Parallel Applications on Intel Xeon Phi Processors
    Lawson, Gary
    Sundriyal, Vaibhav
    Sosonkina, Masha
    Shen, Yuzhong
    PROCEEDINGS OF 4TH INTERNATIONAL WORKSHOP ON ENERGY EFFICIENT SUPERCOMPUTING (E2SC 2016), 2016, : 39 - 45
  • [42] Performance evaluation of Intel's quad core processors for embedded applications
    Abdel-Qader, Jareer H.
    Walker, Roger S.
    WSEAS Transactions on Computers, 2010, 9 (11): : 1265 - 1276
  • [43] Support Vector Machine Acceleration for Intel Xeon Phi Manycore Processors
    Massobrio, Renzo
    Nesmachnow, Sergio
    Dorronsoro, Bernabe
    HIGH PERFORMANCE COMPUTING, 2018, 796 : 277 - 290
  • [44] Hierarchical block Jacobi on a cluster of multi-core Intel processors
    Soliman, Mostafa I.
    Ahmed, Fatma S.
    Proceedings of the 2016 4th International Japan-Egypt Conference on Electronic, Communication and Computers, JEC-ECC 2016, 2016, : 87 - 90
  • [45] Application of Computer Capacity to Evaluation of Intel x86 Processors
    Fionov, Andrey
    Polyakov, Yury
    Ryabko, Boris
    PROCEEDINGS OF THE 2011 2ND INTERNATIONAL CONGRESS ON COMPUTER APPLICATIONS AND COMPUTATIONAL SCIENCE, VOL 2, 2012, 145 : 99 - 104
  • [46] Exploring performance and energy consumption differences between recent Intel processors
    Lopez-Novoa, Unai
    2019 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTING, SCALABLE COMPUTING & COMMUNICATIONS, CLOUD & BIG DATA COMPUTING, INTERNET OF PEOPLE AND SMART CITY INNOVATION (SMARTWORLD/SCALCOM/UIC/ATC/CBDCOM/IOP/SCI 2019), 2019, : 263 - 267
  • [47] Evaluating performance of BLAST on Intel Xeon and Itanium2 processors
    Radhakrishnan, R
    Ali, R
    Kochhar, G
    Chadalavada, K
    Rajagopalan, R
    Hsieh, J
    Celebioglu, O
    PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, PROCEEDINGS, 2004, 3358 : 1017 - 1023
  • [48] INTELLIGENT PARALLEL COMPUTER WITH INTEL XEON PHI PROCESSORS OF NEW GENERATION
    Khimich, O. M.
    Mova, V., I
    Nikolaichuk, O. O.
    Popov, O., V
    Chistjakova, T., V
    Tulchinsky, V. G.
    SCIENCE AND INNOVATION, 2018, 14 (06): : 61 - 72
  • [49] CTPP: A Fast and Stealth Algorithm for Searching Eviction Sets on Intel Processors
    Xue, Zihan
    Han, Jinchi
    Song, Wei
    PROCEEDINGS OF THE 26TH INTERNATIONAL SYMPOSIUM ON RESEARCH IN ATTACKS, INTRUSIONS AND DEFENSES, RAID 2023, 2023, : 151 - 163
  • [50] Interrupt latency in systems based on Intel 80 x 86 processors
    Macauley, MWS
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (02) : 121 - 126