AN UNASSEMBLER DESIGN FOR THE INTEL PROCESSORS

被引:0
|
作者
Dokme, Bulent [1 ]
Topaloglu, Nurettin [1 ]
机构
[1] Gazi Univ, Bilisim Enstitusu, Teknikokullar, TR-06500 Ankara, Turkey
关键词
Assembler; unassembler; compiler; reverse engineering; assembly language;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Software reverse engineering is a discipline of generating the system of abstracts and design information by analyzing the effects, functions, behaviors and documents of the software codes on hardware components. Assembler, unassembler, virtual simulators and debuggers can be listed as software reverse engineering tools. In this study, an unassembler application is developed for translating various-length machine codes, which belong to Intel microprocessor instruction set, into the symbolic form of the machine language. This application is designed both for 32-bit Intel microprocessor architectures while it can also be used for compilers. It is an open source software with the capabilities of translating table-based in-line codes and offering a certain hierarchy for the procedure. In addition, updating the software is also possible for future considerations. With its nature of working both as an assembler and an unassembler, this software brings a different perspective and depth to the existing table-based unassembler applications which are only used for certification and description.
引用
收藏
页码:19 / 28
页数:10
相关论文
共 50 条
  • [21] Auto-tuning GEMM kernels on the Intel KNL and Intel Skylake-SP processors
    Lim, Roktaek
    Lee, Yeongha
    Kim, Raehyun
    Choi, Jaeyoung
    Lee, Myungho
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (12): : 7895 - 7908
  • [22] Systematic Reverse Engineering of Cache Slice Selection in Intel Processors
    Irazoqui, Gorka
    Eisenbarth, Thomas
    Sunar, Berk
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 629 - 636
  • [23] INTEL BEEFS UP MULTIBUS LINE USING 486 PROCESSORS
    ANDRES, W
    COMPUTER DESIGN, 1992, 31 (12): : 130 - 131
  • [24] Make the Most out of Last Level Cache in Intel Processors
    Farshin, Alireza
    Roozbeh, Amir
    Maguire, Gerald Q., Jr.
    Kostic, Dejan
    PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), 2019,
  • [25] Sleep Well: Pragmatic Analysis of the Idle States of Intel Processors
    Smejkal, Till
    Bierbaum, Jan
    Oberhauser, Thomas
    Schirmeier, Horst
    Haertig, Hermann
    PROCEEDINGS OF THE IEEE/ACM 10TH INTERNATIONAL CONFERENCE ON BIG DATA COMPUTING, APPLICATIONS AND TECHNOLOGIES, BDCAT 2023, 2023,
  • [26] A New Efficient Assembly Language Teaching Aid for Intel Processors
    Sweidan, Saadeh Z.
    Darabkh, Khalid A.
    COMPUTER APPLICATIONS IN ENGINEERING EDUCATION, 2015, 23 (02) : 217 - 238
  • [27] INTEL RISC PROCESSORS GIVE VME BOARDS A PERFORMANCE BOOST
    ANDREWS, W
    COMPUTER DESIGN, 1989, 28 (21): : 38 - 39
  • [28] Performance Study of SIMD Programming Models on Intel Multicore Processors
    Kristof, Peter
    Yu, Hongtao
    Li, Zhiyuan
    Tian, Xinmin
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 2423 - 2432
  • [29] 3-CHIP MAINFRAME TO ACCOMPANY OTHER INTEL PROCESSORS
    POSA, JG
    COMERFORD, R
    ELECTRONICS, 1980, 53 (12): : 39 - 40
  • [30] Performance Optimization of OpenFOAM* on Clusters of Intel® Xeon Phi™ Processors
    Ojha, Ravi
    Pawar, Prasad
    Gupta, Sonia
    Klemm, Michael
    Nambiar, Manoj
    2017 IEEE 24TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING WORKSHOPS (HIPCW), 2017, : 51 - 59