Design of a DVD-AV receiver using a single-chip DVD processor

被引:0
|
作者
Mesarovic, V [1 ]
Konstantinides, K [1 ]
机构
[1] Cirrus Log, Austin, TX 78746 USA
关键词
audio DSP; software architecture; operating systems;
D O I
10.1109/TCE.2003.1209530
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The recent successes of DVD players in consumer electronics, combined with a constant evolution of audio compression formats, necessitate the integration of DVD players with AV receivers. Traditional DVD-AV receivers use board-level integration of separate DVD player and AV-receiver ICs. In this paper, we present a more cost-effective approach using a single-chip DVD processor. In addition, we describe a modular audio processing pipeline with five main components: the DSP operating system, the DSP application programming interface, the compressed data decoder, the matrix decoder, and the audio post-processor(1).
引用
收藏
页码:388 / 391
页数:4
相关论文
共 50 条
  • [41] BOOLEAN PROCESSOR IS KEY TO SINGLE-CHIP PROGRAMMABLE CONTROLLER
    KOEHLER, R
    CONTROL ENGINEERING, 1981, 28 (01) : 138 - &
  • [42] SINGLE-CHIP IMAGE SENSORS WITH A DIGITAL PROCESSOR ARRAY
    FORCHHEIMER, R
    CHEN, KP
    SVENSSON, C
    ODMARK, A
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 5 (2-3): : 121 - 131
  • [43] A SINGLE-CHIP VHF AND UHF RECEIVER FOR RADIO PAGING
    WILSON, JF
    YOUELL, R
    RICHARDS, TH
    LUFF, G
    PILASKI, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) : 1944 - 1950
  • [44] Performance evaluation of a DVD processor using transaction level models
    Sudharsanan, S
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, 2004, : 375 - 380
  • [45] HIGH BANDWIDTH, SINGLE-CHIP OPTICAL RECEIVER DESIGNED
    不详
    AMERICAN CERAMIC SOCIETY BULLETIN, 1981, 60 (01): : 159 - 159
  • [46] 1ST SINGLE-CHIP SIGNAL PROCESSOR SIMPLIFIES ANALOG DESIGN PROBLEMS
    HOLM, RE
    ELECTRONIC DESIGN, 1979, 27 (20) : 50 - 54
  • [47] A 58-μW Single-Chip Sensor Node Processor with Communication Centric Design
    Izumi, Shintaro
    Takeuchi, Takashi
    Matsuda, Takashi
    Lee, Hyeokjong
    Konishi, Toshihiro
    Tsuruda, Koh
    Sakai, Yasuharu
    Kawaguchi, Hiroshi
    Ohta, Chikara
    Yoshimoto, Masahiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 261 - 269
  • [48] Architecture design of a single-chip multiprocessor
    Yao, WB
    Wang, DS
    Zheng, WM
    Guo, SL
    Current Trends in High Performance Computing and Its Applications, Proceedings, 2005, : 165 - 174
  • [49] TRADEOFFS IN THE DESIGN OF SINGLE-CHIP MULTIPROCESSORS
    ALBONESI, DH
    KOREN, I
    PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 1994, 50 : 25 - 34
  • [50] INSTRUCTION SET FOR A SINGLE-CHIP 32-BIT PROCESSOR
    FIASCONARO, JG
    HEWLETT-PACKARD JOURNAL, 1983, 34 (08): : 9 - 10