A Low Power Multi-Modulus Programmable Divider with TSPC Technology

被引：0

作者：

Sun, Jingru ^{[1
]}

Peng, Guanchao ^{[1
]}

Wang, Chunhua ^{[1
]}

Li, Zhan ^{[1
]}

Zhang, Qiujing ^{[1
]}

机构：

[1] Hunan Univ, Sch Comp & Commun, Changsha 410082, Hunan, Peoples R China

来源：

FREQUENZ | 2011年 / 65卷 / 5-6期

关键词：

Low power; TSPC; multi-modulus; programmable; divider; radio frequency; CMOS; FREQUENCY-SYNTHESIZER;

D O I：

10.1515/FREQ.2011.016

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A lower power multi-modulus programmable divider is designed in this paper. The TSPC (True Single Phase Clock) Technology is used and the TSPC D flip-flop with an AND gate embedded is designed, which significantly lower the power dissipation of the programmable divider. It is designed by Cadence in Chartered 0.18 mu m CMOS process, simulated under condition that the supply voltage is 1.8 V, and the frequency of input signal is 1.8 GHz. The simulation result shows that this programmable divider can operate well with achieving multi-modulus frequency dividing from 128 to 254 with step of two. And the whole power dissipation is 3.27 mW from a 1.8 V supply. The designed programmable divider has good stability and low power, and it is easily to expand the range of dividing ratios. It is very suitable for the application of the high stability frequency synthesizer in wireless communication system.

引用

页码：137 / 142

页数：6

共 50 条

[21] A high-frequency CMOS multi-modulus divider for PLL frequency synthesizers
Yang, Ching-Yuan
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 55 (02) : 155 - 162
[22] Low-power Programmable Divider for Multi-standard Frequency Synthesizers Using Reset and Modulus Signal Generator
Kim, Kyu-Young
Lee, Woo-Kwan
Kim, Hoonki
Kim, Soo-Won
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 77 - 80
[23] A Multi-Modulus Divider with High Sensitivity and Extended Division Range in 0.18 μm BiCMOS
Kreissig, Martin
El-Shennawy, Mohammed
Ellinger, Frank
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 213 - 216
[24] A 1V 2mW 17GHz Multi-Modulus Frequency Divider based on TSPC logic using 65nm CMOS
Krishna, Manthena Vamshi
Jain, Anil
Quadir, Nasir Abdul
Townsend, Paul D.
Ossieur, Peter
PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 431 - 434
[25] A generic programmable dual modulus divider
Huang, Shuilong
Wang, Zhihua
Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2007, 43 (01): : 109 - 112
[26] A reconfigurable multi-modulus modulo multiplier
Menon, Shibu
Chang, Chip-Hong
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1168 - +
[27] A Low-Power Programmable Dynamic Frequency Divider
Chabloz, Jeremie
Ruffieux, David
Enz, Christian
ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 370 - 373
[28] A Multi-Modulus Fractional Divider With TDC Free Calibration Scheme for Mitigation of TX-VCO Pulling
Liu, Litong
Jin, Jing
Liu, Xiaoming
Zhou, Jianjun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 2848 - 2852
[29] A generic architecture for multi-modulus dividers in low-power and high-speed frequency synthesis
Sandireddy, RKKR
Dai, FF
Jaeger, RC
2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 243 - 246
[30] Analysis and optimization of seamless switching golden states of multi-modulus divider in software defined Σ-Δ Frequency synthesizer
Hu, Ang
Liu, Dongsheng
Zhang, Kefeng
MICROELECTRONICS JOURNAL, 2019, 84 : 26 - 35

← 1 2 3 4 5 →