Digital Data Convertion Using Content Addressable Memory

被引：0
|
作者：
Kokosinski, Zbigniew [1 ]
机构：
[1] Cracow Univ Technol, Ul Warszawska 24, PL-31155 Krakow, Poland
来源：
PROCEEDINGS OF THE 2019 10TH IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS - TECHNOLOGY AND APPLICATIONS (IDAACS), VOL. 2 | 2019年
关键词：
CAM; combinational circuit; data convertion; DRMAX-DC algorithm; mask generator; Minimum Base Problem; SEARCH;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In this paper a novel digital data conversion scheme is proposed that may be applied in analog or digital data acquisition systems. In this scheme possible input redundancy of combinational logic circuit is eliminated by argument reduction. CAM (associative memory) is used in two implementations - for binary and ternary logic, respectively. For binary CAM hardware generators of column masks may be applied. The resulting digital structure can be easily implemented in FPGA.
引用
收藏
页码：680 / 684
页数：5
相关论文
共 50 条
  • [31] Efficient Neural Network Acceleration on GPGPU using Content Addressable Memory
    Imani, Mohsen
    Peroni, Daniel
    Kim, Yeseong
    Rahimi, Abbas
    Rosing, Tajana
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1026 - 1031
  • [32] Design and Evaluation of Content Addressable Memory Using Redox Memristive Devices
    Wang, Peng
    Phillips, Braden
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 533 - 536
  • [33] DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays
    Zhong, Hongtao
    Cao, Shengjie
    Jiang, Li
    An, Xia
    Narayanan, Vijaykrishnan
    Liu, Yongpan
    Yang, Huazhong
    Li, Xueqing
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (11) : 1981 - 1993
  • [34] LINEAR TIME FAULT SIMULATION ALGORITHM USING A CONTENT ADDRESSABLE MEMORY
    ISHIURA, N
    YAJIMA, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (03) : 314 - 320
  • [35] A Flexible Design of Network Devices Using Reconfigurable Content Addressable Memory
    Ali, Qutaiba
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2011, 8 (03) : 235 - 243
  • [36] RESISTIVE TERNARY CONTENT ADDRESSABLE MEMORY SYSTEMS FOR DATA-INTENSIVE COMPUTING
    Guo, Qing
    Guo, Xiaochen
    Bai, Yuxin
    Patel, Ravi
    Ipek, Engin
    Friedman, Eby G.
    IEEE MICRO, 2015, 35 (05) : 62 - 71
  • [37] ReCAM: Resistive RAM Digital Content Addressable Memory Using Novel 3T1R Bitcell
    Sharma, Radheshyam
    Dhakad, Narendra Singh
    Reddy, Govindu Sathvik
    Sharma, Vishal
    Vishvakarma, Santosh Kumar
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 601 - 603
  • [38] Lempel-Ziv type high-speed data compression circuit using content addressable memory
    IBM Japan, Ltd, Yamato, Japan
    Electron Commun Jpn Part II Electron, 7 (60-67):
  • [39] TECHNOLOGY NEC Works on the World's First Content Addressable Memory that Stores Data Without Using Power
    不详
    ELECTRONICS WORLD, 2011, 117 (1905): : 6 - 6
  • [40] 100 MBIT/S ADAPTIVE DATA COMPRESSOR DESIGN USING SELECTIVELY SHIFTABLE CONTENT-ADDRESSABLE MEMORY
    JONES, S
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (04): : 498 - 502
12345