Ultra-Low Power Subthreshold Quasi Floating Gate CMOS Logic Family for Energy Harvesting

被引：0

作者：

Pilar Garde, M. ^{[1
]}

Lopez-Martin, Antonio ^{[1
]}

Orradre, Daniel ^{[1
]}

Ramirez-Angulo, Jaime ^{[2
]}

机构：

[1] Univ Publ Navarra, Inst Smart Cities, Pamplona, Spain

[2] New Mexico State Univ, Klipsch Sch Elect & Comp Engn, Las Cruces, NM 88003 USA

来源：

2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS) | 2018年

关键词：

Ultra Low Voltage Design; Quasi-Floating Gate Transistor; CMOS Digital Logic;

D O I：

暂无

中图分类号：

TE [石油、天然气工业]; TK [能源与动力工程];

学科分类号：

0807 ; 0820 ;

摘要：

Subthreshold digital circuits are suitable for application niches where high performance is not required, but extremely low power consumption is a must. One of the most relevant applications of this kind nowadays is energy harvesting, where self-powered devices experience severe energy constraints. In this paper, a subthreshold CMOS logic family is proposed based on the Quasi-Floating Gate transistor, aimed to the design of different subcircuits required in energy harvesting. Measurement results of a test chip prototype confirm the feasibility of this approach.

引用

页码：118 / 122

页数：5

共 50 条

[41] Ultra-Low Power Conversion and Management Techniques for Thermoelectric Energy Harvesting Applications
Fleming, Jerry W.
ENERGY HARVESTING AND STORAGE: MATERIALS, DEVICES, AND APPLICATIONS, 2010, 7683
[42] Design of Ultra-Low Power FinFET Charge Pumps for Energy Harvesting Systems
Atluri, Mohan Krishna
Rizkalla, Maher
Lee, John
Kumar, Mukesh
IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, NAECON 2024, 2024, : 386 - 390
[43] ULTRA-LOW POWER HIGH SENSITIVITY PHOTOPLETHYSMOGRAPHY SENSOR BASED ON INVERTED CASCODE TRANSIMPEDANCE AMPLIFIER USING QUASI-FLOATING GATE
Ibrahem, Hesham
Atef, Mohamed
Khaled, Elsayed Esam M.
PROCEEDINGS OF 2019 36TH NATIONAL RADIO SCIENCE CONFERENCE (NRSC), 2019, : 360 - 367
[44] SDG vs ADG with Tied and Independent gate Options in the Subthreshold Logic for Ultra Low Power Applications
Vaddi, Ramesh
Dasgupta, S.
Agarwal, R. P.
2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 176 - 179
[45] Ultra Low Power Junctionless MOSFETs for Subthreshold Logic Applications
Parihar, Mukta Singh
Ghosh, Dipankar
Kranti, Abhinav
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) : 1540 - 1546
[46] Ultra-low power source coupled FET logic gate configuration in GaAs MESFET technology
Bushehri, E
Bratov, V
Starosselski, V
Schlichter, T
Milenkovic, S
Timochenkov, V
ELECTRONICS LETTERS, 2000, 36 (01) : 36 - 38
[47] Ultra-Low Power High-Input Impedance Subthreshold CMOS Neural Front-End Amplifier
Khan S.R.
Nadeem I.
Radioelectronics and Communications Systems, 2019, 62 (03) : 134 - 141
[48] An ultra-low power CMOS random number generator
Zhou, Sheng-hua
Zhang, Wancheng
Wu, Nan-Jian
SOLID-STATE ELECTRONICS, 2008, 52 (02) : 233 - 238
[49] An Ultra-Low Power CMOS LNA for WPAN Applications
Liu, Hang-Ji
Zhang, Zhao-Feng
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (02) : 174 - 176
[50] A Sub-1-V Ultra-low Power Full CMOS Bandgap Reference Woking in Subthreshold Region
Ding, Qing
Yuan, Pengpeng
Li, Dongmei
Wang, Zhihua
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,

← 1 2 3 4 5 →