Efficient low-power designs using MOSFETs in the weak inversion region

被引:1
|
作者
Yodprasit, U [1 ]
Ngarmnil, J [1 ]
机构
[1] Mahanakorn Univ Technol, Dept Elect Engn, Bangkok 10530, Thailand
来源
APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS | 1998年
关键词
D O I
10.1109/APCCAS.1998.743654
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The availability today of process technologies such as submicron CMOS and BiCMOS allow circuit designers to push the limits of circuit performance. However, this is only possible when designers are fully equipped with good understanding of such device operation. In very low power applications, the-use of MOSFETs operating in the weak inversion region is very attractive. Nevertheless, it is not easy to manipulate the devices such as the BSIM empirical model are complicated and involve too many parameters. As a result, hand calculation for an initial design is very difficult and can be a major obstacle for circuit designers. This paper presents an intuitive way of manipulating the weakly inverted MOSFET. An effective procedure for initial hand calculation is given, based upon simulation models and parameters. Comparisons between the calculation results and simulation results are performed to confirm the concept.
引用
收藏
页码:45 / 48
页数:4
相关论文
共 50 条
  • [41] Efficient current reuse for low-power transceivers
    Kaukovuori, Jouni
    Jarvinen, Jere A. M.
    Jussila, Jarkko
    Ryynanen, Jussi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (03) : 241 - 244
  • [42] Comprehensive Power-Aware ATPG Methodology for Complex Low-Power Designs
    Abdel-Hafez, Khader
    Dsouza, Michael
    Manchukonda, Likith Kumar
    Tsai, Elddie
    Natarajan, Karthikeyan
    Tai, Ting-Pu
    Hsueh, Wenhao
    Lai, Smith
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 334 - 339
  • [43] Simulation-based power estimation for low-power designs: A fractal approach
    Radjassamy, R
    Carothers, JD
    SIMULATION, 1999, 72 (05) : 320 - 326
  • [44] Low-Power Timing Closure Methodology for Ultra-Low Voltage Designs
    Tu, Wen-Pin
    Chou, Chung-Han
    Huang, Shih-Hsu
    Chang, Shih-Chieh
    Nieh, Yow-Tyng
    Chou, Chien-Yung
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 697 - 704
  • [45] Low-Power Multiplexer Designs Using Three-Independent-Gate Field Effect Transistors
    Giacomin, Edouard
    Gonzalez, Jorge Romero
    Gaillardon, Pierre-Emmanuel
    PROCEEDINGS OF THE IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 2017), 2017, : 33 - 38
  • [47] Constrained Low-Power CMOS Analog Circuit Design via All-Inversion Region MOS Model
    Goswami, Magnanil
    Kundu, Sudakshina
    2014 IEEE Fourth International Conference on Consumer Electronics Berlin (ICCE-Berlin), 2014, : 277 - 278
  • [48] Low-power tunable nanocircuits with DG-MOSFETs for current sensing applications
    Kaya, Savas
    Hamed, Hesharn F. A.
    NANOSENSING: MATERIALS, DEVICES, AND SYSTEMS III, 2007, 6769
  • [49] High Temperature RF Behavior of SOI MOSFETs for Low-Power Low-Voltage Applications
    Emam, M.
    Vanhoenacker-Janvier, D.
    Anil, K.
    Ida, J.
    Raskin, J. -P.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 139 - +
  • [50] Converters fit more channels, resolution into small, low-power designs
    Schweber, B
    EDN, 1997, 42 (17) : 18 - 18