共 50 条
- [42] Comprehensive Power-Aware ATPG Methodology for Complex Low-Power Designs 2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 334 - 339
- [44] Low-Power Timing Closure Methodology for Ultra-Low Voltage Designs 2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 697 - 704
- [45] Low-Power Multiplexer Designs Using Three-Independent-Gate Field Effect Transistors PROCEEDINGS OF THE IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 2017), 2017, : 33 - 38
- [47] Constrained Low-Power CMOS Analog Circuit Design via All-Inversion Region MOS Model 2014 IEEE Fourth International Conference on Consumer Electronics Berlin (ICCE-Berlin), 2014, : 277 - 278
- [48] Low-power tunable nanocircuits with DG-MOSFETs for current sensing applications NANOSENSING: MATERIALS, DEVICES, AND SYSTEMS III, 2007, 6769
- [49] High Temperature RF Behavior of SOI MOSFETs for Low-Power Low-Voltage Applications 2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 139 - +