Cascaded PLL design for a 90nm CMOS high performance microprocessor

被引：0

作者：

Wong, KL ^{[1
]}

Fayneh, E ^{[1
]}

Knoll, E ^{[1
]}

Law, RH ^{[1
]}

Lim, CH ^{[1
]}

Parker, RJ ^{[1
]}

Wang, F ^{[1
]}

Zhao, C ^{[1
]}

机构：

[1] Intel, Hillsboro, OR USA

来源：

2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：422 / +

页数：3

共 50 条

[41] Low-Voltage and High-Speed FPGA I/O Cell Design in 90nm CMOS
Zhang, Nan
Wang, Xin
Tang, He
Wang, Albert
Wang, Zhihua
Chi, Baoyong
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 533 - +
[42] Low Power FPAA Design Based on OTA Using 90nm CMOS technology
Mahmoud, Soliman
Ali, Kareem
Rabea, Mahmoud
Amgad, Abdallah
Adel, Ahmed
Nasser, Ahmed
Mohamed, Hussien
Ismail, Yehea
2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,
[43] A 90nm CMOS Transimpedance Amplifier Design for Nanopore based DNA Nucleotide Sequencer
Budhiraja, Richa
Pundir, Priya
Hasan, S. M. Rezaul
2012 19TH INTERNATIONAL CONFERENCE MECHATRONICS AND MACHINE VISION IN PRACTICE (M2VIP), 2012, : 146 - 149
[44] Design and Implementation of two stage CMOS Operational amplifier using 90nm technology
Kavyashree, C. L.
Hemambika, M.
Dharani, K.
Naik, Ananth V.
Sunil, M. P.
PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 48 - 51
[45] A tapered cascaded multi-stage distributed amplifier with 370GHz GBW in 90nm CMOS
Arbabian, Amin
Niknejad, Ali M.
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 47 - 50
[46] Study of factors limiting ESD diode performance in 90nm CMOS technologies and beyond
Chatty, K
Gauthier, R
Putnam, C
Muhammad, M
Woo, M
Li, J
Halbach, R
Seguin, C
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 98 - 105
[47] High-speed transmitters in 90nm CMOS for high-density optical interconnects
Palermo, Samuel
Horowitz, Mark
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 508 - +
[48] A 90nm CMOS Digital PLL Based on Vernier-Gated-Ring-Oscillator Time-to-Digital Converter
Lu, Ping
Wu, Ying
Andreani, Pietro
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2593 - 2596
[49] A 0.02mm2 Sub-Sampling PLL with Spur Reduction Technique in 90nm CMOS Technology
Cheng, Sheng-Jen
Qiu, You-Rong
Hong, Chung-Hung
Liu, Wei-Yi
Li, Chia Hsuan
Chen, Chung-Ping
2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
[50] Characterization and model enablement of high-frequency noise in 90nm CMOS technology
Jin, Zhenrong
Li, Hongmei
Sweeney, Susan
Allamraju, Radhika
Greenberg, David
Jagannanthan, Basanth
Parker, Scott
Tian, Xiaowei
NOISE AND FLUCTUATIONS IN CIRCUITS, DEVICES, AND MATERIALS, 2007, 6600

← 1 2 3 4 5 →