Cascaded PLL design for a 90nm CMOS high performance microprocessor

被引：0

作者：

Wong, KL ^{[1
]}

Fayneh, E ^{[1
]}

Knoll, E ^{[1
]}

Law, RH ^{[1
]}

Lim, CH ^{[1
]}

Parker, RJ ^{[1
]}

Wang, F ^{[1
]}

Zhao, C ^{[1
]}

机构：

[1] Intel, Hillsboro, OR USA

来源：

2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：422 / +

页数：3

共 50 条

[31] A 90nm CMOS direct conversion transmitter for WCDMA
Yang, Xuemin
Davierwalla, Anosh
Mann, David
Gard, Kevin G.
2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 17 - +
[32] Comparative analysis of comparators in 90nm CMOS Technology
Khatak, Anil
Kumar, Manoj
Dhull, Sanjeev
2018 INTERNATIONAL CONFERENCE ON POWER ENERGY, ENVIRONMENT AND INTELLIGENT CONTROL (PEEIC), 2018, : 493 - 500
[33] A Broadband Doubler with Harmonic Rejection in 90nm CMOS
Chen, Bo-Yu
Hsiao, Yuan-Hung
Wang, Huei
2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 25 - 27
[34] Low variation current source for 90nm CMOS
Zhang, Xuan
Pappu, Anand M.
Apsel, Alyssa B.
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 388 - 391
[35] A Compact Digital Amplitude Modulator in 90nm CMOS
Chironi, V.
Debaillie, B.
Baschirotto, A.
Craninckx, J.
Ingels, M.
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 702 - 705
[36] Low Power and High Accuracy Spike Sorting Microprocessor with On-line Interpolation and Re-alignment in 90nm CMOS Process
Chen, Tung-Chien
Ma, Tsung-Chuan
Chen, Yun-Yu
Chen, Liang-Gee
2012 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2012, : 4485 - 4488
[37] A Fast 64-bit Hybrid Adder Design in 90nm CMOS Process
Chang, Shao-Kai
Wey, Chin-Long
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 414 - 417
[38] The Stability Performance Analysis of SRAM Cell Topologies in 90nm and 130nm CMOS technology
Gaadhe, Ajjay
Shirode, Ujwal
Kanphade, Rajendra
2021 INTERNATIONAL CONFERENCE ON EMERGING SMART COMPUTING AND INFORMATICS (ESCI), 2021, : 733 - 736
[39] Design of a Voltage Reference Circuit Based on Subthreshold and Triode MOSFETs in 90nm CMOS
Mohammed, Mahmood
Abugharbieh, Khaldoon
Abdelfattah, Mahmoud
Kawar, Sanad
2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
[40] A Design of Power management for Passive UHF RFID Tag in 90nm CMOS process
Hassouni, Smail
Qjidaa, Hassan
2015 INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV), 2015,

← 1 2 3 4 5 →