Evaluating ethernet as a system-level interconnect

被引:0
|
作者
不详
机构
[1] Freescale Semiconductor Digital Systems Division
[2] Rapidio Trade Association's Technical Working Group
[3] Steering Committee
来源
ELECTRONICS WORLD | 2007年 / 113卷 / 1856期
关键词
Computational complexity - Cost reduction - Large scale systems - Network protocols - Systems engineering - Throughput;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Systems engineers are using established communications standards, to evaluate Ethernet as a system-level interconnect. The established standards also help in improving the performance and reduce costs by consolidating interconnect stages across a number of systems. The use of an established standard to evaluate the Ethernet also reduces protocol inefficiencies, leading to increased throughput and overall system performance. Ethernet has been adopted a system-level interconnect standard, as it is significantly flexible. Developers also need to introduce higher-layer protocols for improving performance and reduce inefficiencies of the Ethernet. Another significant ways of reducing interconnect complexity and cost is to consolidate the data plane and control plane onto a single system.
引用
收藏
页码:16 / 18
页数:3
相关论文
共 50 条
  • [1] System-Level Interconnect Prediction
    Stroobandt, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (02) : 175 - 176
  • [2] System-level interconnect prediction
    Dambre, Joni
    Hutton, Mike
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 853 - 854
  • [3] System-level interconnect prediction
    Christie, P
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (01) : 1 - 2
  • [4] System-level interconnect prediction
    Kahng, AB
    Stroobandt, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 637 - 638
  • [5] Special issue on System-Level Interconnect Prediction
    Markov, Igor L.
    Scheffer, Louis K.
    Stroobandt, Dirk
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (04) : 381 - 381
  • [6] Implementing an efficient system-level interconnect fabric
    不详
    ELECTRONICS WORLD, 2007, 113 (1855): : 18 - 22
  • [7] Accurate Predictive Interconnect Modeling for System-Level Design
    Carloni, Luca P.
    Kahng, Andrew B.
    Muddu, Swamy V.
    Pinto, Alessandro
    Samadi, Kambiz
    Sharma, Puneet
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (04) : 679 - 684
  • [8] Interconnect modeling for improved system-level design optimization
    Carloni, Luca
    Kahng, Andrew B.
    Muddu, Swamy
    Pinto, Alessandro
    Samadi, Kambiz
    Sharma, Puneet
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 177 - +
  • [9] System-level impact of interconnect line-edge roughness
    Baert, R.
    Ciofi, I.
    Roussel, Ph.
    Mattii, L.
    Debacker, P.
    Toekei, Zs.
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 67 - 69
  • [10] System-level interconnect architecture exploration for custom memory organizations
    van Meeuwen, T
    Vandecappelle, A
    van Zelst, A
    Catthoor, F
    Verkest, D
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 13 - 18