Design for Reliability for Low Power Digital Circuits

被引：0
|
作者：
Kalpat, Sriram [1 ]
机构：
[1] Qualcomm, San Diego, CA 92121 USA
来源：
2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2014年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [41] Derivative of the Reliability Metric for Digital Circuits
    Abufalgha, Mohamed A.
    Bystrov, Alex
    2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,
  • [42] Design considerations for CMOS digital circuits with improved hot-carrier reliability
    Leblebici, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) : 1014 - 1024
  • [43] Investigation on low-voltage low-power silicon bipolar design topology for high-speed digital circuits
    Schuppener, G
    Pala, C
    Mokhtari, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) : 1051 - 1054
  • [44] Low power design technology for digital LSIs
    Enomoto, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (12) : 1639 - 1649
  • [45] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 371 - 382
  • [46] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
  • [47] Low power modular redundancy: a power efficient fault tolerant approach for digital circuits
    Ansari, Mohammad Saeed
    Mahani, Ali
    Mohammadi, Karim
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2016, 35 (03) : 1098 - 1106
  • [48] POWER RAIL LOGIC - A LOW-POWER LOGIC STYLE FOR DIGITAL GAAS CIRCUITS
    CHANDNA, A
    BROWN, RB
    PUTTI, D
    KIBLER, CD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (10) : 1096 - 1100
  • [49] Nano Spiral Inductors for Low-Power Digital Spintronic Circuits
    Kulkarni, Jaydeep P.
    Augustine, Charles
    Jung, Byunghoo
    Roy, Kaushik
    IEEE TRANSACTIONS ON MAGNETICS, 2010, 46 (06) : 1898 - 1901
  • [50] Lifetime Reliability Characterization of N/MEMS Used in Power Gating of Digital Integrated Circuits
    Alrudainy, Haider
    Shafik, Rishad
    Mokhov, Andrey
    Yakovlev, Alex
    2017 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2017, : 115 - 120
12345