共 50 条
- [1] Design of Tunnel FET based Low Power Digital Circuits 18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
- [2] Multi-Threshold CMOS Design for Low Power Digital Circuits 2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 2560 - 2564
- [4] Application of adaptive evolutionary algorithm for low power design of CMOS digital circuits ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 685 - 688
- [5] Design-Time Reliability Evaluation for Digital Circuits 2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2017, : 39 - 44
- [7] Extremely Low Power Digital and Analog Circuits IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (06): : 469 - 475
- [9] NEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits 2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
- [10] SET Based Low Power Consuming Digital Circuits 2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2014, : 144 - 147