Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors

被引:5
|
作者
Fujisawa, Hironori [1 ]
Ikeda, Kazuma [1 ]
Nakashima, Seiji [1 ]
机构
[1] Univ Hyogo, Grad Sch Engn, Dept Elect & Comp Sci, Shosha 2167, Himeji, Hyogo 6712280, Japan
基金
日本学术振兴会;
关键词
ferroelectric thin films; nanowire transistors; ferroelectric gate-all-around transistors; ferroelectric memories; FIELD-EFFECT TRANSISTOR; FET;
D O I
10.35848/1347-4065/ac127c
中图分类号
O59 [应用物理学];
学科分类号
摘要
Ferroelectric gate-all-around (GAA) transistors with a nanowire (NW) channel standing vertically on the substrate would be a potential breakthrough to overcome limitations in the high-integration of ferroelectric memories. In the present study, we fabricated vertical ferroelectric GAA NW transistors (VFGAANWTs) with ZnO NWs (average diameters: 53-193 nm) as the channel, (Hf,Zr)O-2 film (average thicknesses: 9.3-58 nm) as the gate ferroelectric, and Ti as the gate electrode. The channel length was 100-300 nm. The VFGAANWTs showed n-channel operation with on/off ratios of similar to 10, and their on/off states were retained for at least 2 min by the ferroelectric polarization of (Hf,Zr)O-2 after the gate bias was removed, demonstrating the nonvolatile electric field effect in the VFGAANWTs. The results confirm the strong potential of the VFGAANWTs in high-density ferroelectric memory applications.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Compact Modeling of Schottky Gate-all-around Silicon Nanowire Transistors with Halo Doping
    Mishra, Girish Shankar
    Mohankumar, N.
    Mahesh, V.
    Vamsidhar, Y.
    Kumar, M. Arun
    SILICON, 2022, 14 (04) : 1455 - 1462
  • [42] Capacitance model for nanowire gate-all-around tunneling field-effect-transistors
    Lu Bin
    Wang Da-Wei
    Chen Yu-Lei
    Cui Yan
    Miao Yuan-Hao
    Dong Lin-Peng
    ACTA PHYSICA SINICA, 2021, 70 (21)
  • [43] Design Optimization for Digital Circuits Built With Gate-All-Around Silicon Nanowire Transistors
    Liu, Yuchao
    Huang, Ru
    Wang, Runsheng
    Zhuge, Jing
    Xu, Qiumin
    Wang, Yangyuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1844 - 1850
  • [44] Compact Modeling of Schottky Gate-all-around Silicon Nanowire Transistors with Halo Doping
    Girish Shankar Mishra
    N. Mohankumar
    V. Mahesh
    Y. Vamsidhar
    M. Arun Kumar
    Silicon, 2022, 14 : 1455 - 1462
  • [45] Nanoscale Thermal Transport in Vertical Gate-All-Around Junctionless Nanowire Transistors--- Part II: Multiphysics Simulation
    Rezgui, H.
    Mukherjee, C.
    Wang, Y.
    Deng, M.
    Kumar, A.
    Muller, J.
    Larrieu, G.
    Maneux, C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6505 - 6511
  • [46] Performance of vertical gate-all-around nanowire p-MOS transistors determined by boron depletion during oxidation
    Rossi, Chiara
    Burenkov, Alexander
    Pichler, Peter
    Baer, Eberhard
    Mueller, Jonas
    Larrieu, Guilhem
    SOLID-STATE ELECTRONICS, 2023, 200
  • [47] Junctionless gate-all-around nanowire field-effect transistors with an extended gate in biomolecule detection
    Chen, Chih-Wei
    Lin, Ru-Zheng
    Chiang, Li-Chuan
    Pan, Fu-Ming
    Sheu, Jeng-Tzong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (02)
  • [48] Modeling of gate leakage in cylindrical gate-all-around transistors
    Ravi Solanki
    Saniya Minase
    Ashutosh Mahajan
    Rajendra Patrikar
    Journal of Computational Electronics, 2021, 20 : 1694 - 1701
  • [49] Modeling of gate leakage in cylindrical gate-all-around transistors
    Solanki, Ravi
    Minase, Saniya
    Mahajan, Ashutosh
    Patrikar, Rajendra
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1694 - 1701
  • [50] Vertical Ge Gate-All-Around Nanowire pMOSFETs With a Diameter Down to 20 nm
    Liu, Mingshan
    Scholz, Stefan
    Hardtdegen, Alexander
    Bae, Jin Hee
    Hartmann, Jean-Michel
    Knoch, Joachim
    Gruetzmacher, Detlev
    Buca, Dan
    Zhao, Qing-Tai
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (04) : 533 - 536