Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors

被引:5
|
作者
Fujisawa, Hironori [1 ]
Ikeda, Kazuma [1 ]
Nakashima, Seiji [1 ]
机构
[1] Univ Hyogo, Grad Sch Engn, Dept Elect & Comp Sci, Shosha 2167, Himeji, Hyogo 6712280, Japan
基金
日本学术振兴会;
关键词
ferroelectric thin films; nanowire transistors; ferroelectric gate-all-around transistors; ferroelectric memories; FIELD-EFFECT TRANSISTOR; FET;
D O I
10.35848/1347-4065/ac127c
中图分类号
O59 [应用物理学];
学科分类号
摘要
Ferroelectric gate-all-around (GAA) transistors with a nanowire (NW) channel standing vertically on the substrate would be a potential breakthrough to overcome limitations in the high-integration of ferroelectric memories. In the present study, we fabricated vertical ferroelectric GAA NW transistors (VFGAANWTs) with ZnO NWs (average diameters: 53-193 nm) as the channel, (Hf,Zr)O-2 film (average thicknesses: 9.3-58 nm) as the gate ferroelectric, and Ti as the gate electrode. The channel length was 100-300 nm. The VFGAANWTs showed n-channel operation with on/off ratios of similar to 10, and their on/off states were retained for at least 2 min by the ferroelectric polarization of (Hf,Zr)O-2 after the gate bias was removed, demonstrating the nonvolatile electric field effect in the VFGAANWTs. The results confirm the strong potential of the VFGAANWTs in high-density ferroelectric memory applications.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Modeling the Parasitic Resistances and Capacitances of Advanced Vertical Gate-All-Around Transistors
    Peng, Baokang
    Chen, Sihao
    Li, Yu
    Zhang, Lining
    Wu, Heng
    Li, Ming
    Wang, Runsheng
    Huang, Ru
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 461 - 467
  • [32] The next generation of gate-all-around transistors
    Wu, Lishu
    NATURE ELECTRONICS, 2023, 6 (07) : 469 - 469
  • [33] Gate-all-around transistors stack up
    Thomas, Stuart
    NATURE ELECTRONICS, 2020, 3 (12) : 728 - 728
  • [34] Random telegraph signals in nanoscale vertical junctionless transistors with gate-all-around
    Grall, Simon
    Kumar, Abhishek
    Jalabert, Laurent
    Kim, Soo-Hyeon
    Larrieut, Guilhem
    Clement, Nicolas
    APPLIED PHYSICS EXPRESS, 2022, 15 (07)
  • [35] Gate-all-around transistors stack up
    Stuart Thomas
    Nature Electronics, 2020, 3 : 728 - 728
  • [36] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    刘颖
    何进
    陈文新
    杜彩霞
    叶韵
    赵巍
    吴文
    邓婉玲
    王文平
    ChinesePhysicsB, 2014, 23 (09) : 373 - 378
  • [37] Performance breakthrough in 8 nm gate length gate-all-around nanowire transistors using metallic nanowire contacts
    Jiang, Y.
    Liow, T. Y.
    Singh, N.
    Tan, L. H.
    Lo, G. Q.
    Chan, D. S. H.
    Kwong, D. L.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 27 - +
  • [38] Nanoscale Thermal Transport in Vertical Gate-All-Around Junctionless Nanowire Transistors-Part I: Experimental Methods
    Mukherjee, C.
    Rezgui, H.
    Wang, Y.
    Deng, M.
    Kumar, A.
    Muller, J.
    Larrieu, G.
    Maneux, C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6498 - 6504
  • [39] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
    Liu Ying
    He Jin
    Chan Mansun
    Du Cai-Xia
    Ye Yun
    Zhao Wei
    Wu Wen
    Deng Wan-Ling
    Wang Wen-Ping
    CHINESE PHYSICS B, 2014, 23 (09)
  • [40] Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
    Moon, Dong-Il
    Choi, Sung-Jin
    Duarte, Juan Pablo
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1355 - 1360