Timing Verification of a 45nm SOI Standard Cell Library

被引：0
|
作者：
Pelloie, Jean-Luc [1 ]
Laplanche, Yves [1 ]
Hawkins, Chris [1 ]
Kundu, Roma [1 ]
机构：
[1] ARM, F-38000 Grenoble, France
来源：
2010 IEEE INTERNATIONAL SOI CONFERENCE | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [21] Design of Millimeter-Wave Mixed Signal Circuits in 45nm SOI CMOS
    Popp, Jeremy D.
    Kormanyos, B.
    Adams, M.
    Hurtado, A.
    Braatz, J.
    Wolfhausen, C.
    McKay, T.
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [22] Impact of Hot Carrier Degradation on GIDL Current in 45nm SOI-NFETs
    Gupta, Charu
    Gupta, Anshul
    Dixit, Abhisek
    2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 134 - 137
  • [23] Access transistor design and optimization for 65/45nm high performance SOI eDRAM
    Wang, G.
    Parries, P.
    Cheng, K.
    Amarnath, K.
    Cai, J.
    Freeman, G.
    Agnello, P.
    Iyer, S. S.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 97 - +
  • [24] Design and Characterization of Monolithic Microring Resonator based Photodetector in 45nm SOI CMOS
    Mehta, Nandish
    Buchbinder, Sidney
    Stojanovic, Vladimir
    49TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2019), 2019, : 206 - 209
  • [25] Stress- and Trap-Induced Body Fluctuations in 45nm SOI MOSFETs
    Gutierrez-D, Edmundo A.
    Huerta, Oscar
    Lopez-L, Omar
    LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC 2020), 2020,
  • [26] Model-based mask verification on 45nm logic gate masks
    Sundermann, F.
    Wiley, J.
    Hayashi, N.
    SOLID STATE TECHNOLOGY, 2008, 51 (09) : 26 - 29
  • [27] Model-based mask verification on critical 45nm logic masks
    Sundermann, F.
    Foussadier, F.
    Takigawa, T.
    Wiley, J.
    Vacca, A.
    Depre, L.
    Chen, G.
    Bai, S.
    Wang, J-S
    Howell, R.
    Arnoux, V.
    Hayano, K.
    Narukawa, S.
    Kawashima, S.
    Mohri, H.
    Hayashi, N.
    Miyashita, H.
    Trouiller, Y.
    Robert, F.
    Vautrin, F.
    Kerrien, G.
    Planchot, J.
    Martinelli, C.
    Di-Maria, J. L.
    Farys, V.
    Vandewalle, B.
    Perraud, L.
    Le Denmat, J. C.
    Villaret, A.
    Gardin, C.
    Yesilada, E.
    Saied, M.
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XV, PTS 1 AND 2, 2008, 7028
  • [28] Electron Beam Absorbed Current as a Means of Locating Metal Defectivity on 45nm SOI Technology
    Dickson, K.
    Lange, G.
    Erington, K.
    Ybarra, J.
    2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,
  • [29] Monolithic Integration of Silicon Quantum Photonics and Electronics in a 45nm SOI CMOS Foundry Platform
    Kramnik, Danielius
    Wang, Imbert
    Cabanillas, Josep M. Fargas
    Ramesh, Anirudh
    Gluhovic, Dorde
    Buchbinder, Sidney
    Zarkos, Panagiotis
    Adamopoulos, Christos
    Kumar, Prem
    Popovic, Milos A.
    Stojanovic, Vladimir M.
    2024 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION, OFC, 2024,
  • [30] PMOS NBTI analysis of a 45nm CMOS-SOI Process with Nitrided Gate Dielectric
    Geoghegan, K. B.
    Siddiqui, J. J.
    Weatherford, T. R.
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 199 - 202
12345