Optical lithography solutions for sub-65 nm semiconductor devices.

被引:12
|
作者
Mulkens, J [1 ]
McClay, J [1 ]
Tirri, B [1 ]
Brunotte, M [1 ]
Mecking, B [1 ]
Jasper, H [1 ]
机构
[1] ASML, NL-5503 LA Veldhoven, Netherlands
来源
关键词
157; nm; lithography; exposure system; CaF; purging; hard pellicle;
D O I
10.1117/12.485382
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
In this paper we present a status update of the exposure tool developments for sub 65 nm CD's. Main development path is 157-nm lithography. ASML follows a two step approach volume will be presented. Step 1 is based on the Micrascan step and scans platform and step 2 is based on the TWINSCAN platform. The progress of the development and first results on prototypes are discussed. This includes optics, purging, and pellicle status. The impact of CaF2 birefringence (intrinsic and stress induced) on lens performance is evaluated. Experimental data on optical path purging is presented. The pellicle status is reviewed, and results of hard pellicle testing in KrF scanners are presented. For the Micrascan system, first imaging and overlay results are presented.
引用
收藏
页码:753 / 762
页数:10
相关论文
共 50 条
  • [41] Phase-shifting Optical Maskless Lithography enabling ASICs at the 65 and 45 nm nodes
    Sandstrom, T
    Ljungblad, U
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 529 - 544
  • [42] Strategies of optical proximity correction dedicated to chromeless phase lithography for 65 and 45 nm node
    Robert, E
    Thony, P
    Lucas, K
    Henry, D
    Kasprowicz, B
    Postnikov, SV
    Conley, WE
    Wu, W
    Litt, L
    OPTICAL MICROLITHOGRAPHY XVIII, PTS 1-3, 2005, 5754 : 476 - 487
  • [43] Impact of Sub-Wavelength Electromagnetic Diffraction in Optical Lithography for Semiconductor Chip Manufacturing
    Azpiroz, Jaione Tirapu
    Rosenbluth, Alan E.
    2013 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE & OPTOELECTRONICS CONFERENCE (IMOC), 2013,
  • [44] Lithography and fabrication processes for sub-100 nm scale complementary metal-oxide semiconductor
    Wind, SJ
    Taur, Y
    Lee, YH
    Mii, Y
    Viswanathan, RG
    Bucchignano, JJ
    Pomerene, AT
    Sicina, RM
    Milkove, KR
    Stiebritz, JW
    Roy, RA
    Hu, CK
    Manny, MP
    Cohen, S
    Chen, W
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (06): : 2688 - 2695
  • [45] Innovative surface preparation solutions for sub-90nm IC devices
    Baiya, EG
    Rosato, JJ
    Yalamanchili, MR
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VIII, 2004, 2003 (26): : 42 - 48
  • [46] MANUFACTURING OF SUB-20 NM WIDE SINGLE NANOWIRE DEVICES USING CONVENTIONAL STEPPER LITHOGRAPHY
    Enrico, Alessandro
    Dubois, Valentin
    Niklaus, Frank
    Stemmer, Goran
    2019 IEEE 32ND INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2019, : 244 - 247
  • [47] Sub-10 nm silicon FinFET devices on SOI substrate made by block copolymer lithography
    Li, Dong-Xue
    Chien, Chien-Liang
    Wei, Xinnian
    Huang, Yanwei
    Qu, Xin-Ping
    Chang, Tzu-Hsuan
    Xiong, Shisheng
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 21 - 23
  • [48] Selectively formed metal organic chemical vapor deposition TiSiN and Ta barrier metal using direct contact via process for sub-65 nm interconnects
    Joo, Sung Joong
    Lee, Han Choon
    Baek, In Cheol
    Shim, Cheonman
    Hong, Ji Ho
    Han, Jae Won
    Kim, Kee Ho
    Kim, Youngmin
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 1947 - 1950
  • [49] Modeling single-event upsets in 65-nm silicon-on-insulator semiconductor devices
    KleinOsowski, A. J.
    Oldiges, Phil
    Williams, Richard Q.
    Solomon, Paul M.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3321 - 3328
  • [50] Robust ultrathin (20-25 nm) trilayer dielectric low k Cu damascene cap for sub-30 nm nanoelectronic devices.
    Son Nguyen
    Haigh, T., Jr.
    Tagami, M.
    Grill, A.
    Cohen, S.
    Shobha, H.
    Hu, C.
    Adams, E.
    Liniger, E.
    Shaw, T.
    Cheng, T.
    Yusuff, H.
    Xu, Y.
    Ko, T.
    Molis, S.
    Spooner, T.
    Skodas, S.
    Liu, X.
    Bonilla, G.
    Edelstein, D.
    PROCESSING MATERIALS OF 3D INTERCONNECTS, DAMASCENE AND ELECTRONICS PACKAGING, 2012, 41 (43): : 3 - 9