Optical lithography solutions for sub-65 nm semiconductor devices.

被引：12

作者：

Mulkens, J ^{[1
]}

McClay, J ^{[1
]}

Tirri, B ^{[1
]}

Brunotte, M ^{[1
]}

Mecking, B ^{[1
]}

Jasper, H ^{[1
]}

机构：

[1] ASML, NL-5503 LA Veldhoven, Netherlands

来源：

OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3 | 2003年 / 5040卷

关键词：

157; nm; lithography; exposure system; CaF; purging; hard pellicle;

D O I：

10.1117/12.485382

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

In this paper we present a status update of the exposure tool developments for sub 65 nm CD's. Main development path is 157-nm lithography. ASML follows a two step approach volume will be presented. Step 1 is based on the Micrascan step and scans platform and step 2 is based on the TWINSCAN platform. The progress of the development and first results on prototypes are discussed. This includes optics, purging, and pellicle status. The impact of CaF2 birefringence (intrinsic and stress induced) on lens performance is evaluated. Experimental data on optical path purging is presented. The pellicle status is reviewed, and results of hard pellicle testing in KrF scanners are presented. For the Micrascan system, first imaging and overlay results are presented.

引用

页码：753 / 762

页数：10

共 50 条

[21] All-optical regeneration and signal processing with semiconductor optical amplifier based devices.
Simon, JC
Billes, L
Dupas, A
Bramerie, L
OPTICAL AMPLIFIERS AND THEIR APPLICATIONS, 1999, 30 : 191 - 195
[22] A variable shaped e-beam system for direct write device fabrication at sub-65 nm ITRS groundrules
Hahmann, P
Weidenmüller, U
Schnabel, B
Lamaury, A
Groves, T
Pain, L
Jurdit, M
Henry, D
Manakli, JS
Todeschini, J
SCANNING, 2005, 27 (02) : 67 - 67
[23] Semiconductor profiling with sub-nm resolution: Challenges and solutions
Vandervorst, W.
APPLIED SURFACE SCIENCE, 2008, 255 (04) : 805 - 812
[24] Electrical characterization of sub-100nm features in semiconductor devices
Liu, Lerwen
2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : A6 - A6
[25] Characterization of CMOS sub-65 nm metallic contact by laser scattering:: Thermal stability of Ni(Si1-xGex)
Arrazat, B.
Danel, A.
Nolot, E.
Favier, S.
Carron, V.
Nemouchi, F.
Hartmann, J. M.
Rolland, G.
Vandelle, P.
Kermarrec, O.
Campidelli, Y.
Descombes, S.
MICROELECTRONIC ENGINEERING, 2007, 84 (11) : 2558 - 2562
[26] Strong phase shifting optical maskless lithography for the 65 nm node and beyond
Eib, NK
Croffie, E
Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 465 - 475
[27] Validation of the 2 Temperatures Noise Model Using Pre-Matched Transistors in W-Band for Sub-65 nm Technology
Waldhoff, Nicolas
Tagro, Yoann
Gloria, Daniel
Gianesello, Frederic
Danneville, Francois
Dambrine, Gilles
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (05) : 274 - 276
[28] Sub-100 nm silicon on insulator complimentary metal-oxide semiconductor transistors by deep ultraviolet optical lithography
Fritze, M
Burns, J
Wyatt, PW
Chen, CK
Gouker, P
Chen, CL
Keast, C
Astolfi, D
Yost, D
Preble, D
Curtis, A
Davis, P
Cann, S
Deneault, S
Liu, HY
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (06): : 2886 - 2890
[29] Analysis of etched quartz solutions for 65nm node critical layer lithography
Croffie, E
Callan, N
23RD ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2003, 5256 : 287 - 296
[30] Molecular ruler lithography processes and their application to sub 50nm MOS devices
Subramanian, Shyamala
Catchmark, Jeffrey
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2006, 231

← 1 2 3 4 5 →