共 50 条
- [41] Novel symmetric and asymmetric topology of multilevel inverter with reduced number of switches 2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 165 - 170
- [42] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches IEEE ACCESS, 2021, 9 : 27627 - 27637
- [43] Comparison of Symmetrical and Asymmetrical Multilevel Inverter Topologies with Reduced Number of Switches 2014 International Conference on Smart Electric Grid (ISEG), 2014,
- [44] A New Topology of Multilevel Inverter with Reduced Number of Switches and Increased Efficiency 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
- [46] Selective Harmonic Elimination in a Seven Level Cascaded Multilevel Inverter Based on Graphical Analysis PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, : 2563 - 2568
- [47] Effect of Duty Cycle on THD for Multilevel Inverter Based on Selective Harmonic Elimination Technique PROCEEDINGS OF THE 2018 7TH INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING (ICCCE), 2018, : 56 - 61
- [48] ANN based Selective Harmonic Elimination for Cascaded H-Brdige Multilevel Inverter 2021 7TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2021, : 183 - 188
- [49] A Multilevel Inverter Topology with Reduced Switches 2018 IEEE 21ST INTERNATIONAL MULTI-TOPIC CONFERENCE (INMIC), 2018,
- [50] A Multilevel Inverter with Reduced Power Switches Arabian Journal for Science and Engineering, 2016, 41 : 3605 - 3617