Power-efficient VLSI realization of a complex FSM for H.264/AVC bitstream parsing

被引：1

作者：

Xu, Ke ^{[1
]}

Choy, Chiu-Sing ^{[1
]}

Chan, Cheong-Fat ^{[1
]}

Pun, Kong-Pang ^{[1
]}

机构：

[1] Chinese Univ Hong Kong, Dept Elect Engn, Sha Tin, Hong Kong, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2007年 / 54卷 / 11期

关键词：

clock gating; decoding; finite state machine (FSM); hierarchical; power efficient;

D O I：

10.1109/TCSII.2007.903785

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a systematic, power-efficient design methodology for the complex finite state machine (FSM) implementation of H.264/AVC decoding. The proposed FSM orchestrates the decoding steps and predicts the type of incoming codeword based on current FSM states and input symbols. The VLSI realization shows a gate count reduction of 14% and an average power reduction of 37.6% in real-time video decoding. The FSM has been implemented with UMC130 nm 1P6M CMOS technology, and it consumes 38.3 mu W at 1.08 V when running at 20 MHz.

引用

页码：984 / 988

页数：5

共 50 条

[21] Vlsi implementation of an entropy encoder for H.264/AVC baseline
Lu, WeiJun
Li, Ying
Yu, DunShan
Zhang, Xing
ICIEA 2008: 3RD IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, PROCEEDINGS, VOLS 1-3, 2008, : 1422 - 1425
[22] A VLSI architecture for motion compensation interpolation in H.264/AVC
Song, Y
Liu, ZY
Goto, S
Ikenaga, T
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 262 - 265
[23] An efficient implementation of CAVLC for H.264/AVC
Lin, Yi-Ming
Chen, Pei-Yin
ICICIC 2006: FIRST INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING, INFORMATION AND CONTROL, VOL 3, PROCEEDINGS, 2006, : 601 - +
[24] Configurable VLSI architecture for deblocking filter in H.264/AVC
Chen, Chung-Ming
Chen, Chung-Ho
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1072 - 1082
[25] Efficient video authentication for H.264/AVC
Zhang, Jing
Ho, Anthony T. S.
ICICIC 2006: FIRST INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING, INFORMATION AND CONTROL, VOL 3, PROCEEDINGS, 2006, : 46 - +
[26] VLSI Implementation of CAVLC Decoder with Power Optimized for H.264/AVC Video Decoding
Chen Guanghua
Liu Ming
Zhu Jingming
Ma Shiwei
Zeng Weimin
ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 422 - +
[27] Low-Power Bitstream-Residual Decoder for H.264/AVC Baseline Profile Decoding
Xu, Ke
Choy, Chiu-Sing
EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2009, (01)
[28] FINE GRAIN SCALABILITY OF BITRATE USING AVC/H.264 BITSTREAM TRUNCATION
Domanski, Marek
Marek, Jaroslaw
PCS: 2009 PICTURE CODING SYMPOSIUM, 2009, : 397 - 400
[29] REPLACING PICTURE REGIONS IN H.264/AVC BITSTREAM BY UTILIZING INDEPENDENT SLICES
Vehkaperae, Janne
Tomperi, Seppo
2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 3397 - 3400
[30] Efficient Sub-Pixel Interpolation And Low Power VLSI Architecture For Fractional Motion Estimation in H.264/AVC
Ndili, Obianuju
Ogunfunmi, Tokunbo
2010 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2010,

← 1 2 3 4 5 →