Power-efficient VLSI realization of a complex FSM for H.264/AVC bitstream parsing

被引：1

作者：

Xu, Ke ^{[1
]}

Choy, Chiu-Sing ^{[1
]}

Chan, Cheong-Fat ^{[1
]}

Pun, Kong-Pang ^{[1
]}

机构：

[1] Chinese Univ Hong Kong, Dept Elect Engn, Sha Tin, Hong Kong, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2007年 / 54卷 / 11期

关键词：

clock gating; decoding; finite state machine (FSM); hierarchical; power efficient;

D O I：

10.1109/TCSII.2007.903785

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a systematic, power-efficient design methodology for the complex finite state machine (FSM) implementation of H.264/AVC decoding. The proposed FSM orchestrates the decoding steps and predicts the type of incoming codeword based on current FSM states and input symbols. The VLSI realization shows a gate count reduction of 14% and an average power reduction of 37.6% in real-time video decoding. The FSM has been implemented with UMC130 nm 1P6M CMOS technology, and it consumes 38.3 mu W at 1.08 V when running at 20 MHz.

引用

页码：984 / 988

页数：5

共 50 条

[1] Power-efficient VLSI implementation of BitStream parsing in H.264/AVC decoder
Xu, Ke
Choy, Chiu-Sing
Chan, Cheong-Fat
Pun, Kong-Pong
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5339 - +
[2] Efficient bitstream switching for streaming of H.264/AVC coded video
Altaf, Muhammad
Khan, Ekram
Ghanbari, Mohammad
Qadri, Nadia N.
EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2011, : 1 - 12
[3] Bitstream Parsing Processor with Emulation Prevention Bytes Removal for H.264/AVC Decoder
Jo, Hyun-Ho
Seo, Jung-Han
Sim, Dong-Gyu
Kim, Doo-Hyun
Song, Joon-Ho
Kim, Do-Hyung
Lee, Shihwa
2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 27 - +
[4] Efficient bitstream switching for streaming of H.264/AVC coded video
Muhammad Altaf
Ekram Khan
Mohammad Ghanbari
Nadia N Qadri
EURASIP Journal on Image and Video Processing, 2011
[5] An efficient VLSI architecture for edge filtering in H.264/AVC
Chen, CM
Chen, CH
PROCEEDINGS OF THE THIRD IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2005, : 118 - 122
[6] An efficient VLSI implementation of H.264/AVC entropy decoder
Jongsik PARK
Jeonhak MOON
Seongsoo LEE
Journal of Measurement Science and Instrumentation, 2010, 1(S1) (S1) : 143 - 146
[7] A power-efficient and self-adaptive prediction engine for H.264/AVC decoding
Xu, Ke
Choy, Chiu-Sing
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (03) : 302 - 313
[8] Moving object tracking in H.264/AVC bitstream
You, Wonsang
Sabirin, M. S. Houari
Kim, Munchurl
MULTIMEDIA CONTENT ANALYSIS AND MINING, PROCEEDINGS, 2007, 4577 : 483 - +
[9] A low-power bitstream controller for H.264/AVC baseline decoding
Xu, Ke
Choy, Chiu-Sing
Chan, Cheong-Fat
Pun, Kong-Pong
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 162 - +
[10] A highly efficient VLSI architecture for H.264/AVC CAVLC decoder
Lin, Heng-Yao
Lu, Ying-Hong
Liu, Bin-Da
Yang, Jar-Ferr
IEEE TRANSACTIONS ON MULTIMEDIA, 2008, 10 (01) : 31 - 42

← 1 2 3 4 5 →