A Digital Bang-Bang Phase-Locked Loop with Background Injection Timing Calibration and Automatic Loop Gain Control in 7nm FinFET CMOS

被引：0

作者：

Kuan, Ting-Kuei ^{[1
]}

Wu, Chin-Yang ^{[1
]}

Shen, Ruei-Pin ^{[1
]}

Chang, Chih-Hsien ^{[1
]}

Hsieh, Kenny ^{[1
]}

Chen, Mark ^{[1
]}

机构：

[1] TSMC, Hsinchu, Taiwan

来源：

2018 IEEE SYMPOSIUM ON VLSI CIRCUITS | 2018年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a digital bang-bang phase-locked loop that employs background injection timing calibration and automatic loop gain control to enhance the jitter and spur performance against PVT variations. The chip is fabricated in 7nm FinFET technology. This bang-bang phase-locked loop achieves 426.5fs(rms) integrated jitter and -61dBc reference spurs, occupying an area of 0.018mm(2) (120 mu x 150 mu m). The FOM is -239.4dB at 4GHz output frequency.

引用

页码：179 / 180

页数：2

共 40 条

[21] EFFECTS OF AUTOMATIC GAIN CONTROL ON PHASE-LOCKED LOOP BEHAVIOR IN PRESENCE OF INTERFERENCE
OLENBERGER, CF
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1976, 12 (06) : 803 - 805
[22] A 33-ppm/°C 240-nW 40-nm CMOS Wakeup Timer Based on a Bang-Bang Digital-Intensive Frequency-Locked-Loop for IoT Applications
Ding, Ming
Zhou, Zhihao
Traferro, Stefano
Liu, Yao-Hong
Bachmann, Christian
Sebastiano, Fabio
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (07) : 2263 - 2273
[23] A 5GHz 90-nm CMOS All Digital Phase-Locked Loop
Lu, Ping
Sjoland, Henrik
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 65 - 68
[24] EFFECTS OF AUTOMATIC GAIN CONTROL ON PHASE-LOCKED LOOP BEHAVIOR IN PRESENCE OF INTERFERENCE - REPLY
BLANCHARD, A
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1977, 13 (05) : 540 - 541
[25] A Wideband 90-nm CMOS Phase-locked Loop with Current Mismatch Calibration for Spur Reduction
Yu, Yueh-Hua
Chen, Jau-Horng
Chen, Yi-Jan Emery
2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 1504 - 1506
[26] A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65-nm CMOS Technology
Hsieh, Ping-Hsuan
Maxey, Jay
Yang, Chih-Kong Ken
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) : 781 - 792
[27] A Fractional-N, All-digital Injection-Locked PLL with Wide Tuning Range Digitally Controlled Ring Oscillator and Bang-Bang Phase Detection for Temperature Tracking in 40nm CMOS
Grollitsch, Werner
Nonis, Roberto
ESSCIRC CONFERENCE 2016, 2016, : 201 - 204
[28] A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
Chung, Ching-Che
Lo, Chi-Kuang
IEICE ELECTRONICS EXPRESS, 2016, 13 (17):
[29] All-Digital Phase-Locked Loop in 40 nm CMOS for 5.8 Gbps Serial Link Transmitter
Antonov, Yury
Tikka, Tero
Stadius, Kari
Ryynanen, Jussi
2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 324 - 327
[30] A 0.009mm2 2.06mW 32-to-2000MHz 2nd-Order ΔΣ Analogous Bang-Bang Digital PLL with Feed-Forward Delay-Locked and Phase-Locked Operations in 14nm FinFET Technology
Song, Minyoung
Kim, Taeik
Kim, Jihyun
Kim, Wooseok
Kim, Sung-Jin
Park, Hojin
2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 266 - U374

← 1 2 3 4 →