Scheduling Semiconductor Wafer Fabrication Using a New Harmony Search Algorithm Based on Receipt Priority Interval

被引:1
|
作者
Zhang Long [1 ]
Liu Min [2 ]
Hao Jinghua [2 ]
Wang Xionghai [1 ]
Dong Jun [3 ]
机构
[1] Zhejiang Univ, Coll Elect Engn, Hangzhou 310027, Zhejiang, Peoples R China
[2] Tsinghua Univ, Dept Automat, Beijing 100084, Peoples R China
[3] Tsinghua Technol & Innovat Holdings Co Ltd, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
Semiconductor wafer fabrication; Harmony search algorithm; Receipt priority interval; Mean cycle time; ANT COLONY OPTIMIZATION; EVOLUTIONARY ALGORITHMS; PERFORMANCE;
D O I
10.1049/cje.2016.08.043
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the scheduling problem of Semiconductor wafer fabrication (SWF), a new Dispatching rule based on the load balance (DRLB) is proposed. Further, a new Harmony search (HS) algorithm based receipt priority interval (HS_rpi) is presented to minimize the mean cycle time. A kind of chaotic sequence is used as the harmony vector. Then, a conversion method is designed to convert the real number harmony vector to the mixed vector representing the priorities of all receipts and the algorithm parameters. In order to increase the algorithm robustness and decrease the scale of the scheduling problem, based on receipt priority interval and DRLB, we give a special conversion method used to convert the above mixed vector to the solution of the scheduling problem of SWF. Computational simulations based on the practical instances validate the proposed algorithm.
引用
收藏
页码:866 / 872
页数:7
相关论文
共 50 条
  • [41] Pareto-based discrete harmony search algorithm for flexible job shop scheduling
    Gao, K. Z.
    Suganthan, P. N.
    Chua, T. J.
    2012 12TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS (ISDA), 2012, : 953 - 956
  • [42] Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility
    Kim, YD
    Kim, JU
    Lim, SK
    Jun, HB
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1998, 11 (01) : 155 - 164
  • [43] Design of a Lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication
    Hwang, TK
    Chang, SC
    IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, 2003, 19 (04): : 566 - 578
  • [44] A Closed Loop Dynamic Scheduling Method Based on Load Balancing for Semiconductor Wafer Fabrication Facility
    Cui, Meiji
    Li, Li
    2018 IEEE INTERNATIONAL CONFERENCE ON SMART MANUFACTURING, INDUSTRIAL & LOGISTICS ENGINEERING (SMILE), 2018, : 1 - 6
  • [45] An Operation-Group Based Soft Scheduling Approach for Uncertain Semiconductor Wafer Fabrication System
    Zhong, Huaxing
    Liu, Min
    Hao, Jinghua
    Jiang, Shenglong
    IEEE TRANSACTIONS ON SYSTEMS MAN CYBERNETICS-SYSTEMS, 2018, 48 (08): : 1332 - 1347
  • [46] Combined Scheduling Criteria Approach for Semiconductor Wafer Fabrication System Based on Fuzzy Cognitive Maps
    Liang, Feng
    FUZZY INFORMATION AND ENGINEERING, VOLUME 2, 2009, 62 : 1325 - 1333
  • [47] A new method for absolute value equations based on harmony search algorithm
    Yong, Longquan
    Liu, Sanyang
    Zhang, Shemin
    Deng, Fang'an
    ICIC Express Letters, Part B: Applications, 2011, 2 (06): : 1231 - 1236
  • [48] Decomposition based ant colony optimization algorithm applied to semiconductor wafer fabrication system
    Guo, Cheng-Tao
    Jiang, Zhi-Bin
    Zhang, Huai
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2009, 43 (11): : 1798 - 1802
  • [49] Flow shop scheduling with blocking using modified harmony search algorithm with neighboring heuristics methods
    Abu Doush, Iyad
    Al-Betar, Mohammed Azmi
    Awadallah, Mohammed A.
    Santos, Eugene
    Hammouri, Abdelaziz, I
    Mafarjeh, Majdi
    AlMeraj, Zainab
    APPLIED SOFT COMPUTING, 2019, 85
  • [50] Modularity-Based Graph Clustering using Harmony Search Algorithm
    Atay, Yilmaz
    Kodaz, Halife
    2015 4TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER SCIENCE APPLICATIONS AND TECHNOLOGIES (ACSAT), 2015, : 109 - 114