Performance evaluation tool for rapid prototyping of hardware-software codesigns

被引:4
|
作者
Chatha, KS [1 ]
Vemurid, R [1 ]
机构
[1] Univ Cincinnati, Dept ECECS, Cincinnati, OH 45221 USA
关键词
D O I
10.1109/IWRSP.1998.676695
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Performance evaluation is essential for tradeoff analysis during rapid prototyping. Existing performance evaluation strategies based on co-simulation and static analyses are either too slow or error prone. We therefore present an intermediate approach based on profiling and scheduling for rapid prototyping of hardware-software codesigns. Our performance evaluation tool obtains representative task timings by profiling which is done simultaneously with system specification. During design space exploration the tool obtains performance estimates by using well known scheduling and novel re-timing heuristics. It is capable of obtaining both non-pipelined and pipelined schedules. The tool includes an area estimator which calculates the amount of hardware area required by the design by taking resource sharing between different hardware tasks in to account. The tool also allows the user to evaluate the performance of a particular schedule with different task timings. In contrast to co-simulation and static analysis, the tool is able to provide fast and accurate performance estimates. The effectiveness of the tool in a rapid-prototyping environment is demonstrated by a case study.
引用
收藏
页码:218 / 224
页数:7
相关论文
共 50 条
  • [21] HARDWARE-SOFTWARE COMPLEMENTARITY
    OETTINGE.AC
    COMMUNICATIONS OF THE ACM, 1967, 10 (10) : 604 - &
  • [22] Hardware-software codesign
    Cuomo, A
    De Micheli, G
    Ernst, R
    Fuchs, M
    Gajski, DD
    Jerraya, A
    Sangiovanni-Vincentelli, A
    Sciuto, D
    Vissers, KA
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (01): : 92 - 99
  • [23] The Hardware-Software Tango
    Prasad, K. Venkatesh
    PROCEEDINGS OF THE IEEE, 2009, 97 (07) : 1159 - 1160
  • [24] Rapid prototyping of dataflow programs on hardware/software architectures
    Eisenring, M
    Teich, J
    Thiele, L
    PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 187 - 196
  • [25] Hardware/Software codesign and rapid prototyping of embedded systems
    Slomka, F
    Dorfel, M
    Munzenberger, R
    Hofmann, R
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 28 - 38
  • [26] Rapid Energy Estimation for Hardware-Software Codesign Using FPGAs
    Ou, Jingzhao
    Prasanna, Viktor K.
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01) : 1 - 11
  • [27] Hardware-software partitioning based on system performance constrained
    Peng, Yipin
    Ling, Ming
    Yang, Jun
    Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2004, 34 (06): : 828 - 832
  • [28] Hardware/software avionic system performance (HASP): a design tool for a virtual prototyping system
    Bluff, RJ
    AIRCRAFT ENGINEERING AND AEROSPACE TECHNOLOGY, 2001, 73 (04): : 345 - 359
  • [29] Provisioning Software with Hardware-Software Binding
    Lee, Robert P.
    Markantonakis, Konstantinos
    Akram, Raja Naeem
    PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON AVAILABILITY, RELIABILITY AND SECURITY (ARES 2017), 2017,
  • [30] Adaptive Hardware-Software Co-Design Platform for Fast Prototyping of Embedded Systems
    Oniga, Stefan
    Tisan, Alin
    Lung, Claudiu
    Buchman, Attila
    Orha, Ioan
    OPTIM 2010: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, PTS I-IV, 2010, : 1004 - 1009