Transition Skew Coding for global on-chip interconnect

被引：4
|
作者：
Akl, Charbel J. [1 ]
Bayoumi, Magdy A. [1 ]
机构：
[1] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2008年 / 16卷 / 08期
关键词：
crosstalk; power; repeater; routing; wire;
D O I：
10.1109/TVLSI.2008.2000596
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents new simulation results of the previously proposed Transition Skew Coding (TSC) for global on-chip interconnects. Considering 2-GHz global clock frequency at the 90-nm node, we show that TSC can be applied to broad range of wire length on both semiglobal and global metal layers, while maintaining its energy efficiency and its advantages in terms of crosstalk reduction and signal integrity, and wiring and repeater area minimization.
引用
收藏
页码：1091 / 1096
页数：6
相关论文
共 50 条
  • [31] A Pre-emphasis Circuit Design for High Speed On-Chip Global Interconnect
    Jiang, Jian-Fei
    Sheng, Wei-Guang
    Mao, Zhi-gang
    He, Wei-feng
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [32] Coding schemes for chip-to-chip interconnect applications
    Farzan, Kamran
    Johns, David A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (04) : 393 - 406
  • [33] The necesity and consequences of modeling driver and load nonlinearity in on-chip global interconnect noise verification
    Feldmann, P
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 321 - 324
  • [34] Optimum voltage swing on on-chip and off-chip interconnect
    Svensson, C
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) : 1108 - 1112
  • [35] Alternate self-shielding for high-speed and reliable on-chip global interconnect
    Yuyama, Y
    Tsuchiya, A
    Kobayashi, K
    Onodera, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (03): : 327 - 333
  • [36] Why transition coding for power minimization of on-chip buses does not work
    Kretzschmar, C
    Nieuwland, AK
    Müller, D
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 512 - 517
  • [37] Stochastic Wave-Pipelined On-Chip Interconnect
    Najafi, Amir
    Najafi, Ardalan
    Garcia-Ortiz, Alberto
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (05) : 841 - 845
  • [38] On-chip optical interconnect using visible light
    Wei Cai
    Bing-cheng Zhu
    Xu-min Gao
    Yong-chao Yang
    Jia-lei Yuan
    Gui-xia Zhu
    Yong-jin Wang
    Peter Grünberg
    Frontiers of Information Technology & Electronic Engineering, 2017, 18 : 1288 - 1294
  • [39] Symmetrical Buffer Placement in Clock Trees for Minimal Skew Immune to Global On-chip Variations
    Wang, Renshen
    Okamoto, Takumi
    Cheng, Chung-Kuan
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 23 - +
  • [40] The Y architecture for on-chip interconnect: Analysis and methodology
    Chen, HY
    Cheng, CK
    Kahng, AB
    Mandoiu, II
    Wang, QK
    Yao, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (04) : 588 - 599
12345