Addressing the system-on-a-chip interconnect woes through communication-based design

被引:0
|
作者
Sgroi, M [1 ]
Sheets, M [1 ]
Mihal, A [1 ]
Keutzer, K [1 ]
Malik, S [1 ]
Rabaey, J [1 ]
Sangiovanni-Vincentelli, A [1 ]
机构
[1] Univ Calif Berkeley, Berkeley, CA 94720 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Communication-based design represents a formal approach to system-on-a-chip design that considers communication between components as important as the computations they perform. Our "network-on-chip" approach partitions the communication into layers to maximize reuse and provide a programmer with an abstraction of the underlying communication framework. This layered approach is cast in the structure advocated by the OSI Reference Model and is demonstrated with a reconfigurable DSP example. The Metropolis methodology of deriving layers through a sequence of adaptation steps between incompatible behaviors is illustrated through the Intercom design example. In another approach, MESCAL provides a designer with tools for a correct-by-construction protocol stack.
引用
收藏
页码:667 / 672
页数:6
相关论文
共 50 条
  • [1] Global interconnect design in a three-dimensional system-on-a-chip
    Joyner, JW
    Zarkesh-Ha, P
    Meindl, JD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (04) : 367 - 372
  • [2] System-on-a-chip global interconnect optimization
    Naeemi, A
    Venkatesan, R
    Meindl, JD
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 399 - 403
  • [3] A global interconnect design window for a three-dimensional system-on-a-chip
    Joyner, JW
    Zarkesh-Ha, P
    Meindl, JD
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 154 - 156
  • [4] Partnership for system-on-a-chip design
    不详
    COMPUTER DESIGN, 1997, 36 (08): : 66 - 66
  • [5] Development of system-on-a-chip design methodology and products using flexible interconnect architecture approach
    Yaakob, WFH
    Beg, ARMN
    Rahman, AAA
    Ahmad, MR
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 69 - 74
  • [6] A structured system methodology for FPGA based system-on-a-chip design
    Sedcole, P
    Cheung, PYK
    Constantinides, G
    Luk, W
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 271 - 272
  • [7] Addressing useless test data in core-based system-on-a-chip test
    Gonciari, PT
    Al-Hashimi, B
    Nicolici, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1568 - 1580
  • [8] A platform for system-on-a-chip design prototyping
    Yang, X
    Zhu, M
    Xue, HX
    Bian, JN
    Hong, XL
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 781 - 784
  • [9] A design strategy for system-on-a-chip testing
    Bennetts, B
    ELECTRONIC PRODUCTS MAGAZINE, 1997, 40 (01): : 57 - 59
  • [10] Integration architecture for System-on-a-Chip design
    Wingard, D
    Kurosawa, A
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 85 - 88