Addressing the system-on-a-chip interconnect woes through communication-based design

被引:0
|
作者
Sgroi, M [1 ]
Sheets, M [1 ]
Mihal, A [1 ]
Keutzer, K [1 ]
Malik, S [1 ]
Rabaey, J [1 ]
Sangiovanni-Vincentelli, A [1 ]
机构
[1] Univ Calif Berkeley, Berkeley, CA 94720 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Communication-based design represents a formal approach to system-on-a-chip design that considers communication between components as important as the computations they perform. Our "network-on-chip" approach partitions the communication into layers to maximize reuse and provide a programmer with an abstraction of the underlying communication framework. This layered approach is cast in the structure advocated by the OSI Reference Model and is demonstrated with a reconfigurable DSP example. The Metropolis methodology of deriving layers through a sequence of adaptation steps between incompatible behaviors is illustrated through the Intercom design example. In another approach, MESCAL provides a designer with tools for a correct-by-construction protocol stack.
引用
收藏
页码:667 / 672
页数:6
相关论文
共 50 条
  • [21] Core design and system-on-a-chip integration
    Rincon, Ann Marie
    Cherichetti, Cory
    Monzel, James A.
    Stauffer, David R.
    Trick, Michael T.
    IEEE Design and Test of Computers, 1997, 14 (04): : 26 - 35
  • [22] Physical design tools enhanced for system-on-a-chip design
    Tuck, B
    COMPUTER DESIGN, 1996, 35 (02): : 34 - &
  • [23] Early analysis tools for system-on-a-chip design
    Darringer, J.A.
    Bergamaschi, R.A.
    Bhattacharya, S.
    Brand, D.
    Herkersdorf, A.
    Morrell, J.K.
    Nair, I.I.
    Sagmeister, P.
    Shin, Y.
    1600, IBM Corporation (46):
  • [25] HOW WILL EVERYMAN DESIGN SYSTEM-ON-A-CHIP ASICS
    TUCK, B
    COMPUTER DESIGN, 1995, 34 (07): : 66 - 66
  • [26] Integrated Balun Design For SiGe System-On-A-Chip
    Salnikov, A. S.
    Kokolov, A. A.
    Schevennan, F. I.
    Musenov, R. Yu.
    Dobush, I. M.
    Babak, L. I.
    2016 DYNAMICS OF SYSTEMS, MECHANISMS AND MACHINES (DYNAMICS), 2016,
  • [27] An IP Wrapper Design for System-on-a-Chip Test
    Wang, Danghui
    Gao, Deyuan
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 135 - 138
  • [28] IP reuse creation for system-on-a-chip design
    Bricaud, PJ
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 395 - 401
  • [29] Short courses in System-on-a-Chip (SoC) design
    Kourtev, IS
    Hoare, RR
    Levitan, SP
    Cain, T
    Childers, BR
    Chiarulli, DM
    Landis, D
    2003 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2003, : 126 - 127
  • [30] Early analysis tools for system-on-a-chip design
    Darringer, JA
    Bergamaschi, RA
    Bhattacharya, S
    Brand, D
    Herkersdorf, A
    Morrell, JK
    Nair, II
    Sagmeister, P
    Shin, Y
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (06) : 691 - 707