Extremely-scaled double-gate CMOS with non-self-aligned back gate

被引：0
|
作者：
Kim, K [1 ]
Hanafi, HI [1 ]
Cai, J [1 ]
Chuang, CT [1 ]
机构：
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TSA-TECH), PROCEEDINGS OF TECHNICAL PAPERS | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：110 / 111
页数：2
相关论文
共 50 条
  • [21] Hydrogenation in Self-Aligned Metal Double-Gate LT Poly-Si TFTs
    Shika, Yusuke
    Okabe, Yasunori
    Ogata, Hiroyuki
    Kondo, Kenji
    Hara, Akito
    IDW'11: PROCEEDINGS OF THE 18TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2011, : 185 - 186
  • [22] Channel thickness dependency of high-k gate dielectric based double-gate CMOS inverter
    Tayal, Shubham
    Samrat, Pachimatla
    Keerthi, Vadula
    Vandana, Beemanpally
    Gupta, Shikhar
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2020, 11 (03) : 215 - 221
  • [23] Double-gate finFETs as a CMOS technology downscaling option: An RF perspective
    Nuttinck, Sebastien
    Parvais, Bertrand
    Curatola, Gilberto
    Mercha, Abdelkarim
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (02) : 279 - 283
  • [24] Compact and High-Performance TCAM Based on Scaled Double-Gate FeFETs
    Liu, Liu
    Kumar, Shubham
    Thomann, Simon
    Anirouch, Hussam
    Hu, Xiaobo Sharon
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [25] Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era
    Choi, YK
    King, TJ
    Hu, CM
    SOLID-STATE ELECTRONICS, 2002, 46 (10) : 1595 - 1601
  • [26] Double-Gate CMOS evaluation for 45nm technology node
    Chiang, MH
    An, JX
    Krivokapic, Z
    Yu, B
    NANOTECH 2003, VOL 2, 2003, : 326 - 329
  • [27] Nanoscale CMOS circuit leakage power reduction by double-gate device
    Kim, K
    Das, KK
    Joshi, RV
    Chuang, CT
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 102 - 107
  • [28] Simulation of the Characteristics of Double-Gate Asymmetrically Doped SOI CMOS Nanotransistors
    Masalsky N.V.
    Russian Microelectronics, 2018, 47 (4) : 259 - 267
  • [29] Harmonic and intermodulation performance of double-gate CMOS inverting voltage amplifier
    Abuelma'atti, Muhammad Taher
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (02) : 315 - 321
  • [30] Harmonic and intermodulation performance of double-gate CMOS inverting voltage amplifier
    Muhammad Taher Abuelma’atti
    Analog Integrated Circuits and Signal Processing, 2014, 80 : 315 - 321
12345