A Novel Low-Power Nonvolatile 8T1M SRAM Cell

被引:6
|
作者
Singh, Damyanti [1 ]
Gupta, Kirti [2 ]
Pandey, Neeta [1 ]
机构
[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi 110042, India
[2] Bharati Vidyapeeths Coll Engn, Dept Elect & Commun Engn, Delhi 110063, India
关键词
Nonvolatile memory; Memristor; HRS; LRS; SRAM; nvSRAM; MEMRISTOR; MARGIN; DESIGN;
D O I
10.1007/s13369-021-06035-2
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
In Static Random Access Memory (SRAM) that is most ubiquitous of portable devices, the power consumption is a major concern. The emerging nonvolatile device-based SRAM designs have shown reduced power consumption by enabling power down mode without the loss of data. This paper presents a novel nonvolatile SRAM cell that employs eight transistors and a single TiO2 memristor as a nonvolatile device. The proposed 8T1M has low write power consumption, low store/restore energy and does not require reset phase. The performance of the proposed cell is compared with existing 8 T nvSRAM cells to demonstrate its versatility over others. The proposed cell shows 99.7% and 47% reductions in write '0' power consumption and store/restore energy, respectively, with respect to existing 8 T nvSRAM counterparts, while the corresponding improvement in write margins and average store/restore delay is 69% and 70%. The results at different power supply and technology nodes are also captured to validate the impeccable performance of the proposed cell.
引用
收藏
页码:3163 / 3179
页数:17
相关论文
共 50 条
  • [31] Ultra Low-Power 7T SRAM Cell Design Based on CMOS
    Moghaddam, Majid
    Moaiyeri, Mohammad Hossein
    Eshghi, Mohammad
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1357 - 1361
  • [32] Area Optimization in 8T SRAM Cell for Low Power Consumption
    Sarker, M. S. Z.
    Hossain, Mokammel
    Hossain, Nozmul
    Rasheduzzaman, Md
    Islam, Md. Ashraful
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE), 2015, : 117 - 120
  • [33] A Low Power 8T SRAM Cell Design technique for CNFET
    Kim, Young Bok
    Kim, Yong-Bin
    Lombardi, Fabrizio
    Lee, Young Jun
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 176 - +
  • [34] High Stable and Low Power 8T CNTFET SRAM Cell
    Elangovan, M.
    Gunavathi, K.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (05)
  • [35] 8T1R: A Novel Low-power High-speed RRAM-based Non-volatile SRAM Design
    Tosson, Amr M. S.
    Neale, Adam
    Anis, Mohab
    Wei, Lan
    2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 239 - 244
  • [36] Effect of CNTFET Parameters on Novel High Stable and Low Power: 8T CNTFET SRAM Cell
    Elangovan, M.
    Gunavathi, K.
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2022, 23 (03) : 272 - 287
  • [37] Design analysis of a low-power, high-speed 8 T SRAM cell using dual-threshold CNTFETs
    ul Haq, Shams
    Abbasian, Erfan
    Khurshid, Tabassum
    Basha, Shaik Javid
    Sharma, Vijay Kumar
    PHYSICA SCRIPTA, 2024, 99 (08)
  • [38] Effect of CNTFET Parameters on Novel High Stable and Low Power: 8T CNTFET SRAM Cell
    M. Elangovan
    K. Gunavathi
    Transactions on Electrical and Electronic Materials, 2022, 23 : 272 - 287
  • [39] Novel 8-T CNFET SRAM Cell Design for the Future Ultra-low Power Microelectronics
    Kim, YoungBae
    Tong, Qiang
    Choi, Ken
    Lee, Yunsik
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 243 - 244
  • [40] Low-power reliable SRAM cell for write/read operation
    Prabhu, C. M. R.
    Singh, Ajay Kumar
    IEICE ELECTRONICS EXPRESS, 2014, 11 (21): : 1 - 6