A Novel Low-Power Nonvolatile 8T1M SRAM Cell

被引:6
|
作者
Singh, Damyanti [1 ]
Gupta, Kirti [2 ]
Pandey, Neeta [1 ]
机构
[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi 110042, India
[2] Bharati Vidyapeeths Coll Engn, Dept Elect & Commun Engn, Delhi 110063, India
关键词
Nonvolatile memory; Memristor; HRS; LRS; SRAM; nvSRAM; MEMRISTOR; MARGIN; DESIGN;
D O I
10.1007/s13369-021-06035-2
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
In Static Random Access Memory (SRAM) that is most ubiquitous of portable devices, the power consumption is a major concern. The emerging nonvolatile device-based SRAM designs have shown reduced power consumption by enabling power down mode without the loss of data. This paper presents a novel nonvolatile SRAM cell that employs eight transistors and a single TiO2 memristor as a nonvolatile device. The proposed 8T1M has low write power consumption, low store/restore energy and does not require reset phase. The performance of the proposed cell is compared with existing 8 T nvSRAM cells to demonstrate its versatility over others. The proposed cell shows 99.7% and 47% reductions in write '0' power consumption and store/restore energy, respectively, with respect to existing 8 T nvSRAM counterparts, while the corresponding improvement in write margins and average store/restore delay is 69% and 70%. The results at different power supply and technology nodes are also captured to validate the impeccable performance of the proposed cell.
引用
收藏
页码:3163 / 3179
页数:17
相关论文
共 50 条
  • [21] DESIGN AND ANALYSIS OF A LOW-POWER HEMT SRAM CELL
    BUSHEHRI, E
    BRATOV, V
    THIEDE, A
    STAROSELSKY, V
    CLARK, D
    ELECTRONICS LETTERS, 1995, 31 (21) : 1828 - 1829
  • [22] A low-power and robust quaternary SRAM cell for nanoelectronics
    Narges Hajizadeh Bastani
    Keivan Navi
    Analog Integrated Circuits and Signal Processing, 2022, 111 : 483 - 493
  • [23] Statistical analysis of low-power SRAM cell structure
    Prasad, Govind
    Anand, Alekhya
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (01) : 349 - 358
  • [24] A Design of Highly Stable and Low-Power SRAM Cell
    Upadhyay, P.
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    Yalla, Navyavani
    ADVANCES IN COMPUTER COMMUNICATION AND COMPUTATIONAL SCIENCES, VOL 1, 2019, 759 : 281 - 289
  • [25] A Novel Darlington-Based 8T CNTFET SRAM Cell for Low Power Applications
    Elangovan, M.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (12)
  • [26] A 0.5 mu m SRAM technology for low-power applications
    Mann, D
    ELECTRONIC ENGINEERING, 1997, 69 (846): : 47 - 48
  • [27] A Novel 10T SRAM cell for Low Power Applications
    Bansal, Manav
    Kumar, Ankur
    Singh, Priyanka
    Nagaria, R. K.
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 146 - 149
  • [28] A Novel 10T SRAM Cell for Low Power Circuits
    Upadhyay, Prashant
    Kar, Rajib
    Manda, Durbadal, I
    Ghoshal, Sakti P.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [29] LOW-POWER FLOATING BITLINE 8-T SRAM DESIGN WITH WRITE ASSISTANT CIRCUITS
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 239 - 242
  • [30] A new low-power 10T SRAM cell with improved read SNM
    Pasandi, Ghasem
    Jafari, Mohsen
    Imani, Mohsen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1621 - 1633