A Novel Low-Power Nonvolatile 8T1M SRAM Cell

被引:6
|
作者
Singh, Damyanti [1 ]
Gupta, Kirti [2 ]
Pandey, Neeta [1 ]
机构
[1] Delhi Technol Univ, Dept Elect & Commun Engn, Delhi 110042, India
[2] Bharati Vidyapeeths Coll Engn, Dept Elect & Commun Engn, Delhi 110063, India
关键词
Nonvolatile memory; Memristor; HRS; LRS; SRAM; nvSRAM; MEMRISTOR; MARGIN; DESIGN;
D O I
10.1007/s13369-021-06035-2
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
In Static Random Access Memory (SRAM) that is most ubiquitous of portable devices, the power consumption is a major concern. The emerging nonvolatile device-based SRAM designs have shown reduced power consumption by enabling power down mode without the loss of data. This paper presents a novel nonvolatile SRAM cell that employs eight transistors and a single TiO2 memristor as a nonvolatile device. The proposed 8T1M has low write power consumption, low store/restore energy and does not require reset phase. The performance of the proposed cell is compared with existing 8 T nvSRAM cells to demonstrate its versatility over others. The proposed cell shows 99.7% and 47% reductions in write '0' power consumption and store/restore energy, respectively, with respect to existing 8 T nvSRAM counterparts, while the corresponding improvement in write margins and average store/restore delay is 69% and 70%. The results at different power supply and technology nodes are also captured to validate the impeccable performance of the proposed cell.
引用
收藏
页码:3163 / 3179
页数:17
相关论文
共 50 条
  • [1] A Novel Low-Power Nonvolatile 8T1M SRAM Cell
    Damyanti Singh
    Kirti Gupta
    Neeta Pandey
    Arabian Journal for Science and Engineering, 2022, 47 : 3163 - 3179
  • [2] A Novel Design of Low Power Nonvolatile 10T1R SRAM Cell
    Gupta, Neha
    Pahuja, Hitesh
    Singh, Balwinder
    Nagpal, Navneet
    2016 5TH INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND EMBEDDED SYSTEMS (WECON), 2016, : 232 - 237
  • [3] A Novel Low-Power and Soft Error Recovery 10T SRAM Cell
    Liu, Changjun
    Liu, Hongxia
    Yang, Jianye
    MICROMACHINES, 2023, 14 (04)
  • [4] A novel read decoupled 8T1M nvSRAM cell for near threshold operation
    Singh, Damyanti
    Gupta, Kirti
    Pandey, Neeta
    MICROELECTRONICS JOURNAL, 2022, 126
  • [5] Design Of A Low-Power Average-8T SRAM Cell Using Transmission Gate
    Vinitha, N.
    Kavitha, K. R.
    2017 THIRD INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING & MANAGEMENT (ICONSTEM), 2017, : 884 - 888
  • [6] Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application
    Peng, Chunyu
    Xiao, Songsong
    Lu, Wenjuan
    Zhang, Jingbo
    Wu, Xiulong
    Chen, Junning
    Lin, Zhiting
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (03) : 584 - 588
  • [7] A novel read decoupled 8T1M nvSRAM cell with improved read/write margin
    Singh, Damyanti
    Pandey, Neeta
    Gupta, Kirti
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 114 (01) : 89 - 101
  • [8] A novel read decoupled 8T1M nvSRAM cell with improved read/write margin
    Damyanti Singh
    Neeta Pandey
    Kirti Gupta
    Analog Integrated Circuits and Signal Processing, 2023, 114 : 89 - 101
  • [9] A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design
    Joshi, Rajiv V.
    Kanj, Rouwaida
    Ramadurai, Vinod
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (05) : 869 - 882
  • [10] A FinFET-based low-power, stable 8T SRAM cell with high yield
    Mani, Elangovan
    Nimmagadda, Padmaja
    Basha, Shaik Javid
    El-Meligy, Mohammed A.
    Mahmoud, Haitham A.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 175