A guaranteed-throughput switch for network-on-chip

被引：9

作者：

Liu, J ^{[1
]}

Zheng, LR ^{[1
]}

Tenhunen, H ^{[1
]}

机构：

[1] Royal Inst Technol, LECS, SE-16440 Stockholm, Sweden

来源：

INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/ISSOC.2003.1267710

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Today's systems on a chip (SoC) contain numerous complex functional blocks integrated by an elaborate network of interconnects and buses. As systems grow in complexity, the on-chip interconnect network is expected to become critical for overall system-level metrics, such as performance, power consumption, reliability ets. However, present day's dedicated channels and shared buses do not scale and therefore do not meet these requirements. The emerging Network-on-Chip approach, based on on-chip communication network, might solve the problems [3]. In this paper, a guaranteed-throughput switch designed for NoC is described. This switch provides in-order delivery and supports multicast operation. It is implemented with random access memory at the input and output. The input and output are then connected by a fully connected interconnect network.

引用

页码：31 / 34

页数：4

共 50 条

[31] Virtual Channel and Switch Allocation for Low latency Network-on-Chip Routers
Monemi, Alireza
Ooi, Chia Yee
Marsono, Muhammad Nadzir
2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 234 - 234
[32] Integrated silicon optical switch for high-speed network-on-chip
Ho Duc Tam Linh
Nguyen Van Quang
Dao Duy Tu
Nguyen Van An
Vuong Quang Phuoc
PROCEEDINGS OF 202013TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2020), 2020, : 61 - 64
[33] A compact and high performance switch for circuit-switched network-on-chip
Pham, Phi-Hung
Kumar, Yogendera
Kim, Chulwoo
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 53 - +
[34] A Topology for Network-on-Chip
Kalita, Alakesh
Ray, Kaushik
Biswas, Abhijit
Hussain, Md. Anwar
2016 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2016,
[35] Power and Area Calibration of Switch Arbiter for High Speed Switch Control and Scheduling in Network-on-Chip
Singh, Sangeeta
Ravindra, J. V. R.
Naik, B. Rajendra
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 5 - 6
[36] Sensor network-on-chip
Varatkar, Girish V.
Narayanan, Sriram
Shanbhag, Naresh R.
Jones, Douglas
2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 35 - 38
[37] On network-on-chip comparison
Salminen, Erno
Kulmala, Ari
Hamalainen, Timo D.
DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 503 - 510
[38] The Runahead Network-On-Chip
Li, Zimo
Miguel, Joshua San
Jerger, Natalie Enright
PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 333 - 344
[39] A High Throughput Router with a Novel Switch Allocator for Network on Chip
Yan, Pengzhan
Jiang, Shixiong
Sridhar, Ramalingam
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 160 - 163
[40] Pipelining-based High Throughput Low Energy Mapping on Network-on-Chip
Yu, Ming-Yan
Li, Ming
Song, Jun-Jie
Fu, Fang-Fa
Bai, Yu-Xin
PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 427 - 432

← 1 2 3 4 5 →