Advanced Gate and Stack Dielectric Characterization with FastGate® Technology

被引：0

作者：

Hillard, Robert J. ^{[1
]}

Tan, Louison C. ^{[1
]}

Reid, Kimberly G. ^{[2
]}

机构：

[1] Solid State Measurements Inc, 110 Technol Dr, Pittsburgh, PA 15275 USA

[2] Tokyo Elect Amer, Austin, TX 78741 USA

来源：

FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2009 | 2009年 / 1173卷

关键词：

Interface Trap Density; Flatband Voltage; EM-Probe; High-k Dielectrics;

D O I：

暂无

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

In this paper a non-damaging and non-contaminating method for performing Capacitance-Voltage (CV) and Current-Voltage (IV) electrical characterization of advanced gate dielectrics and stack capacitor films is presented. The method uses a contacting Elastic Material Probe (EM-Probe) that is made of a semiconductor compatible material and forms a gate contact diameter of about 30 to 50 microns. Key electrical parameters that are measured are, Capacitive Effective Thickness (CET), Equivalent Oxide Thickness (EOT), Interface Trap Density (D-it) delta V-FB Hysteresis (Delta V-FB), leakage current density (J(LK)), Field-to-breakdown (F-BD), Charge-to-breakdown (Q(BD)) and Stress Induced Leakage Current (SILC). Measurements can be made on either blanket or in scribe line test areas in patterned wafers.

引用

页码：89 / +

页数：2

共 50 条

[21] Electron holography characterization of the electrostatic potential of thin high-κ dielectric film embedded in gate stack
Yao, Y.
Yang, Y.
Duan, X. F.
Wang, Y. G.
Yu, R. C.
Xu, Q. X.
APPLIED PHYSICS LETTERS, 2011, 99 (16)
[22] A Comparative Study of Gate Stack Material Properties and Reliability Characterization in MOS Transistors with Optimal ALD Zirconia Addition for Hafina Gate Dielectric
Chiang, C. K.
Chang, J. C.
Liu, W. H.
Liu, C. C.
Lin, J. F.
Yang, C. L.
Wu, J. Y.
Chiang, C. K.
Wang, S. J.
2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
[23] Gate Dielectric TDDB Characterizations of Advanced High-K and Metal-Gate CMOS Logic Transistor Technology
Pae, S.
Prasad, C.
Ramey, S.
Thomas, J.
Rahman, A.
Lu, R.
Hicks, J.
Batzerl, S.
Zhaol, Q.
Hatfield, J.
Liu, M.
Parker, C.
Woolery, B.
2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
[24] Investigation on Oxygen Diffusion in a High-k Metal-Gate Stack for Advanced CMOS Technology by XPS
Kechichian, A.
Barboux, P.
Gros-Jean, M.
SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 11, 2013, 58 (07): : 325 - 338
[25] Some issues in advanced CMOS gate stack performance and reliability
Li, Ming-Fu
Wang, X. P.
Shen, C.
Yang, J. J.
Chen, J. D.
Yu, H. Y.
Zhu, Chunxiang
Huang, Daming
MICROELECTRONIC ENGINEERING, 2011, 88 (12) : 3377 - 3384
[26] Advantages of in-situ RTP for the fabrication of metal/high-dielectric constant gate dielectric stack for sub 90 nm CMOS technology
Damjanovic, D
Poole, KF
Singh, R
11TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS, 2003, : 49 - 54
[27] A Reliable TDDB Lifetime Projection Model for Advanced Gate Stack
Chen, S. C.
Chen, C. L.
Lee, Y. -H.
Chang, S. W.
Shih, J. R.
Lee, Y. W.
Maji, D.
Wu, K.
2013 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IRW), 2013, : 102 - 105
[28] Modelling and characterization of dielectric elastomer stack actuators
Haus, Henry
Matysek, Marc
Moessinger, Holger
Schlaak, Helmut F.
SMART MATERIALS AND STRUCTURES, 2013, 22 (10)
[29] Analytical Modeling of a Triple Material Double Gate TFET with Hetero-Dielectric Gate Stack
Santosh Kumar Gupta
Satyaveer Kumar
Silicon, 2019, 11 : 1355 - 1369
[30] Highly manufacturable advanced gate-stack technology for sub-45-nm self-aligned gate-first CMOSFETs
Song, SC
Zhang, ZB
Huffman, C
Sim, JH
Bae, SH
Kirsch, PD
Majhi, P
Choi, R
Moumen, N
Lee, YH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 979 - 989

← 1 2 3 4 5 →