Design Techniques for Ultra Low-Power Phase-Locked Loops

被引：0
|
作者：
Park, Dongmin [1 ]
Cho, SeongHwan [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept EE, Taejon, South Korea
来源：
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2011年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Ultra-low power frequency synthesizers resilient to environmental variations are desired in various wireless microsensor applications where power consumption and reliability are important performance metrics. This paper reviews the design techniques for a ultra-low power PLLs employing low-supply voltage and charge recycling techniques. Design challenges such as minimizing sensitivity to environmental variations are addressed for low-voltage and charge-recycling operation, which include adaptive body-biasing and implicit negative feedback DCDC conversion.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] Analysis and Design Techniques for Supply-Noise Mitigation in Phase-Locked Loops
    Arakali, Abhijith
    Gondi, Srikanth
    Hanumolu, Pavan Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) : 2880 - 2889
  • [22] Low-power, wide-range time-to-digital converter for all digital phase-locked loops
    Jeong, C. -H.
    Kwon, C. -K.
    Kim, H.
    Hwang, I. -C.
    Kim, S. -W.
    ELECTRONICS LETTERS, 2013, 49 (02) : 96 - 97
  • [23] Chip Design of Low-Power Phase-Locked Loop for FMCW MMW Radar and Sensor Application
    Lai, Wen Cheng
    Huang, Jhin-Fang
    Hsu, Chien-Ming
    2014 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION PROBLEM-SOLVING (ICCP), 2014, : 215 - 218
  • [24] Robust design of phase-locked loops in grid-connected power converters
    Mathew, Riya
    Rueda-Escobedo, Juan G.
    Schiffer, Johannes
    EUROPEAN JOURNAL OF CONTROL, 2024, 80
  • [25] A MODEL FOR DIGITAL PHASE-LOCKED LOOPS AT LOW SNR
    BENTAYEB, S
    MARAL, G
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1986, 41 (3-4): : 133 - 146
  • [26] DESIGN OF TYPE 2 DIGITAL PHASE-LOCKED LOOPS
    ATKINSON, P
    ALLEN, AJ
    RADIO AND ELECTRONIC ENGINEER, 1975, 45 (11): : 657 - 666
  • [27] Design of phase-locked loops for digital signal processors
    Leonov, Gennadii
    Seledzhi, Svetlana
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2005, 1 (04): : 779 - 789
  • [28] A novel loop filter design for phase-locked loops
    Y. S. Chou
    W. L. Mao
    Y. C. Chen
    F. R. Chang
    2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 2932 - +
  • [29] INTERFERENCES IN PHASE-LOCKED LOOPS
    BLANCHARD, A
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1974, AE10 (05) : 686 - 697
  • [30] PHASE-MODULATION TECHNIQUES SIMPLIFY ANALYSIS OF PHASE-LOCKED LOOPS
    RANDS, R
    ELECTRONICS, 1975, 48 (17): : 94 - 98
12345