An 8-bit 1.5GS/s Flash ADC Using Post-Manufacturing Statistical Selection

被引：0

作者：

Proesel, Jonathan ^{[1
]}

Keskin, Gokce ^{[1
]}

Plouchart, Jean-Olivier ^{[2
]}

Pileggi, Lawrence ^{[1
]}

机构：

[1] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA

[2] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY USA

来源：

IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010 | 2010年

关键词：

ANALOG CIRCUITS; CONVERTER; ARCHITECTURES; CALIBRATION; MISMATCH; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An 8-bit, 1.5GS/s flash ADC is presented. Comparators are digitally calibrated using statistical selection. INL of 1.32 LSB and DNL of 1.23 LSB are achieved. Average comparator noise of 5mV(rms) (1.3 LSB) limits SNDR to 37dB at low frequencies. Total power is 35mW, 20mW in the S&H and 15mW in the ADC core. The figure of merit is 0.42pJ/conv, the best reported for 1+GS/s, 7+-bit ADCs.

引用

页数：4

共 50 条

[21] Digital post-calibration of a 5-bit 1.25 GS/s flash ADC
杨阳
赵显利
仲顺安
李国峰
半导体学报, 2012, 33 (02) : 122 - 126
[22] A 5-bit 1.5 GS/s ADC Using Reduced Comparator Architecture
Saloni
Goswami, Manish
Singh, B. R.
2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
[23] An 8-bit 1.5-GS/s Voltage-Time Hybrid Two-Step ADC With Cross-Coupled Linearized VTC
Zhao, Xin
Li, Dengquan
Wang, Feida
Shen, Yi
Liu, Shubin
Ding, Ruixue
Zhu, Zhangming
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (12) : 2147 - 2151
[24] A 1-V 1.25-GS/S 8-bit self-calibrated flash ADC in 90-nm digital CMOS
Yu, Hairong
Chang, Mau-Chung Frank
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (07) : 668 - 672
[25] An 8-bit 1.25GS/s CMOS IF-sampling ADC with background calibration for dynamic distortion
1600, Institute of Electrical and Electronics Engineers Inc., United States
[26] An 8-bit 1.25GS/s CMOS IF-Sampling ADC with Background Calibration for Dynamic Distortion
Chen, Si
Murmann, Boris
2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 69 - 72
[27] A 2.6 GS/s 8-Bit Time-Interleaved SAR ADC in 55 nm CMOS Technology
Wang, Dong
Zhu, Xiaoge
Guo, Xuan
Luan, Jian
Zhou, Lei
Wu, Danyu
Liu, Huasen
Wu, Jin
Liu, Xinyu
ELECTRONICS, 2019, 8 (03):
[28] A 1.2 V 1.0-GS/s 8-bit Voltage-Buffer-Free Folding and Interpolating ADC
Wang, Mingshuo
Lin, Tao
Ye, Fan
Li, Ning
Ren, Junyan
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 274 - 277
[29] A 2.6-GS/s 8-bit Time-Interleaved ADC With Fully Dynamic Current Integrating Sampler
Li, Dengquan
Qian, Maowen
Li, Depan
Liang, Hongzhi
Zhu, Zhangming
IEEE SOLID-STATE CIRCUITS LETTERS, 2025, 8 : 29 - 32
[30] An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
Paik, Daehwa
Asada, Yusuke
Miyahara, Masaya
Matsuzawa, Akira
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (02) : 402 - 414

← 1 2 3 4 5 →