An 8-bit 1.5GS/s Flash ADC Using Post-Manufacturing Statistical Selection

被引：0

作者：

Proesel, Jonathan ^{[1
]}

Keskin, Gokce ^{[1
]}

Plouchart, Jean-Olivier ^{[2
]}

Pileggi, Lawrence ^{[1
]}

机构：

[1] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA

[2] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY USA

来源：

IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010 | 2010年

关键词：

ANALOG CIRCUITS; CONVERTER; ARCHITECTURES; CALIBRATION; MISMATCH; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An 8-bit, 1.5GS/s flash ADC is presented. Comparators are digitally calibrated using statistical selection. INL of 1.32 LSB and DNL of 1.23 LSB are achieved. Average comparator noise of 5mV(rms) (1.3 LSB) limits SNDR to 37dB at low frequencies. Total power is 35mW, 20mW in the S&H and 15mW in the ADC core. The figure of merit is 0.42pJ/conv, the best reported for 1+GS/s, 7+-bit ADCs.

引用

页数：4

共 50 条

[1] An 8-bit 1.5GS/s Subranging ADC with Level-Shift Operation and Calibration Techniques
Yang, Chung-Ming
Kuo, Tai-Haur
2020 INTERNATIONAL SYMPOSIUM ON COMPUTER, CONSUMER AND CONTROL (IS3C 2020), 2021, : 232 - 235
[2] A 8-bit 2Gs/s flash ADC in 0.18μm CMOS
Li, Qizhang
Li, Zheying
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 693 - 698
[3] AN 8-BIT, 100 MS/S FLASH ADC
YOSHII, Y
ASANO, K
NAKAMURA, M
YAMADA, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) : 842 - 846
[4] A 0.9V 15fJ/conversion-step 8-bit 1.5GS/s Two-Step SAR ADC
Hu, Yao-Sheng
Huang, Po-Chao
Yang, Mi-Ti
Wu, Shih-Wei
Chen, Hsin-Shu
2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, : 81 - 84
[5] A New Architecture of Thermometer to Binary Decoder in a Low-Power 6-bit 1.5GS/s Flash ADC
Keyhanazar, Mohammad
Kalami, Arash
Amini, Abdollah
PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), 2020, : 65 - 68
[6] A 6-bit 1.5GS/s Pipelined Binary Search ADC with Simplified Clocking Scheme
Mesgarani, Ali
Abougindia, Islam T.
Ay, Suat U.
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 896 - 899
[7] An 8-bit 1.5-GS/s Two-Step SAR ADC With Embedded Interstage Gain
Shen, Yi
Hao, Junyan
Liu, Shubin
An, Zeshuai
Li, Dengquan
Ding, Ruixue
Zhu, Zhangming
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (11) : 1870 - 1873
[8] AN 8-BIT 1-GS/S FLASH-ASSISTED TIME-INTERLEAVED SAR ADC
Xiang, Jixuan
Chen, Huabin
Chen, Chixiao
Ye, Fan
Xu, Jun
Ren, Junyan
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[9] A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS
He Wenwei
Meng Qiao
Zhang Yi
Tang Kai
JOURNAL OF SEMICONDUCTORS, 2014, 35 (08)
[10] A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS
贺文伟
孟桥
张翼
唐凯
Journal of Semiconductors, 2014, 35 (08) : 144 - 148

← 1 2 3 4 5 →