Recent developments in high integration multi-standard CMOS transceivers for personal communication systems

被引:0
|
作者
Rudell, JC [1 ]
Ou, JJ [1 ]
Narayanaswami, RS [1 ]
Chien, G [1 ]
Weldon, JA [1 ]
Lin, L [1 ]
Tsai, KC [1 ]
Tee, L [1 ]
Khoo, K [1 ]
Au, D [1 ]
Robinson, T [1 ]
Gerna, D [1 ]
Otsuka, M [1 ]
Paul, R [1 ]
机构
[1] Univ Calif Berkeley, Dept Comp Sci & Elect Engn, Berkeley, CA 94720 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Issues associated with the integration of transceiver components on to a single silicon substrate are discussed. In particular, recently proposed receiver and transmitter architectures for high integration are examined on the promise of providing multistandard capability, In addition, existing barriers to lower power transceiver operation are examined as well as some proposed directions for future integrated transceiver research and development.
引用
收藏
页码:149 / 154
页数:6
相关论文
共 50 条
  • [21] Multi-Standard Carrier Generator with CMOS Logic Divider
    Ryu, Seonghan
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1059 - 1062
  • [22] A CMOS frequency synthesizer for multi-standard wireless devices
    Atallah, JG
    Ismail, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1138 - 1141
  • [23] RECONFIGURABLE CELL ARCHITECTURE FOR MULTI-STANDARD INTERLEAVING AND DEINTERLEAVING IN DIGITAL COMMUNICATION SYSTEMS
    Danilin, Alexander
    Sawitzki, Sergei
    Rijshouwer, Erik
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 526 - 529
  • [24] Ideology of the architecture of multi-standard base-stations of perspective communication systems
    Slyusar, VI
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 2001, 44 (3-4): : A3 - A12
  • [25] Systematic top-down design of reconfigurable ΣΔ modulators for multi-standard transceivers
    R. Castro-López
    A. Morgado
    O. Guerra
    R. del Río
    J. M. de la Rosa
    B. Pérez-Verdú
    F. V. Fernández
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 227 - 241
  • [26] Application of integer linear programming in the design of decimation filters for multi-standard transceivers
    Ismail, AH
    Elmasry, MI
    ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 690 - 693
  • [27] On the performance of digital adaptive spur cancellation for multi-standard radio frequency transceivers
    Gerzaguet, Robin
    Ros, Laurent
    Belveze, Fabrice
    Brossier, Jean-Marc
    DIGITAL SIGNAL PROCESSING, 2014, 33 : 83 - 97
  • [28] Decimation filter design toolbox for multi-standard wireless transceivers using MATLAB
    Shahana, T.K.
    Jose, Babita R.
    Poulose Jacob, K.
    Sasi, Sreela
    World Academy of Science, Engineering and Technology, 2009, 35 : 756 - 765
  • [29] GUI based decimation filter design tool for multi-standard wireless transceivers
    Shahana, T. K.
    Jose, Babita R.
    James, Rekha K.
    Jacob, K. Poulose
    Sasi, Sreela
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 333 - +
  • [30] Analysis and key specifications of a novel frequency synthesizer architecture for multi-standard transceivers
    Van Driessche, J
    Craninckx, J
    Côme, B
    2006 IEEE RADIO AND WIRELESS SYMPOSIUM, PROCEEDINGS, 2006, : 491 - 494